Cryogenic characterisation of 55 nm SONOS charge-trapping memory in AC and DC modes

被引:7
|
作者
Fan, Lin-Jie [1 ,4 ]
Bi, Jin-Shun [1 ,4 ]
Xu, Yan-Nan [1 ,4 ]
Xi, Kai [1 ]
Ma, Yao [2 ]
Liu, Ming [1 ]
Majumdar, Sandip [3 ]
机构
[1] Chinese Acad Sci, Key Lab Microelect Device & Integrated Technol, Inst Microelect, Beijing 100029, Peoples R China
[2] Sichuan Univ, Coll Phys, Chengdu 610065, Sichuan, Peoples R China
[3] ICFAI Univ, Sch Phys, Agartala 799210, India
[4] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
基金
中国国家自然科学基金;
关键词
integrated circuit reliability; silicon; Poole-Frenkel effect; silicon compounds; tunnelling; random-access storage; elemental semiconductors; cryogenic electronics; low-temperature techniques; cryogenic characterisation; cryogenic conditions; AC mode; pulse voltage; direct voltage; SONOS; threshold voltage; read curve; memory window; cryogenic temperatures; silicon-oxide-nitride-oxide-silicon memory cells; SONOS charge-trapping memory; DC modes; direct voltage sweeping; subthreshold swing; programming efficiency; pre-tunnelling electron quantity; Poole-Frenkel effect suppression; on-state current; electrical responses; size; 55; 0; nm; SiON-Si; TEMPERATURE; CMOS; PERFORMANCE; MOSFET;
D O I
10.1049/el.2019.3229
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The electrical responses of 55 nm silicon-oxide-nitride-oxide-silicon (SONOS) memory cells have been investigated under cryogenic conditions, and the changes of the read curves of SONOS in AC mode (programmed/erased with pulse voltage) and DC mode (programmed/erased with direct voltage sweeping) at low temperatures are compared. The experimental results show that with the decrease of temperature, the subthreshold swing of SONOS decreases, whereas the on-state current of SONOS increases. The difference in AC and DC operations causes the threshold voltage of the read curve to drift accordingly, leading to the different change in the memory window. However, in both modes of operations, the efficiencies of programming and erasing decrease at cryogenic temperatures. It is analysed that the reduction of programming efficiency at cryogenic temperatures is caused by the decrease in the quantity of pre-tunnelling electrons. The reduction in erasing efficiency is attributable to the suppression of the Poole-Frenkel effect at low temperatures, which makes it more difficult for electrons to be de-trapped.
引用
收藏
页码:199 / +
页数:3
相关论文
共 50 条
  • [41] Improved charge-trapping nonvolatile memory with Dy-doped HfO2 as charge-trapping layer and Al2O3 as blocking layer
    Choi, S
    Cho, M
    Samantaray, CB
    Jeon, S
    Kim, C
    Hwang, H
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 2004, 43 (7A): : L882 - L884
  • [43] Novel SONOS - type nonvolatile memory device with stacked tunneling and charge trapping layers
    Tsai, Ping-Hung
    Chang-Liao, Kuei-Shu
    Wu, Taiyu-Yu
    Wang, Tien-Ko
    Tzeng, Pei-Jer
    Lin, Cha-Hsin
    Lee, Lung-Sheng
    Tsai, Ming-Jin
    SOLID-STATE ELECTRONICS, 2008, 52 (10) : 1573 - 1577
  • [44] Characterization of the spatial charge distribution in local charge-trapping memory devices using the charge-pumping technique
    Rosmeulen, M
    Breuil, L
    Lorenzini, M
    Haspeslag, L
    Van Houdt, J
    De Meyer, K
    SOLID-STATE ELECTRONICS, 2004, 48 (09) : 1525 - 1530
  • [45] Random Telegraph Noise and Radiation Response of 80 nm Vertical Charge-Trapping NAND Flash Memory Devices With SiON Tunneling Oxide
    Wynocker, Isabella R.
    Zhang, En Xia
    Reed, Robert A.
    Schrimpf, Ronald D.
    Arreghini, Antonio
    Bastos, Joao P.
    van den Bosch, Geert
    Linten, Dimitri
    Fleetwood, Daniel M.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (08) : 1789 - 1797
  • [46] Zn-Doped Zr Oxynitride as Charge-Trapping Layer for Flash Memory Applications
    Tao, Q. B.
    Lai, P. T.
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [47] LaTiON/LaON as band-engineered charge-trapping layer for nonvolatile memory applications
    X. D. Huang
    P. T. Lai
    Johnny K. O. Sin
    Applied Physics A, 2012, 108 : 229 - 234
  • [48] Investigation of channel hot electron injection by localized charge-trapping nonvolatile memory devices
    Lusky, E
    Shacham-Diamand, Y
    Mitenberg, G
    Shappir, A
    Bloom, I
    Eitan, B
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) : 444 - 451
  • [49] Nitrided Tetragonal ZrO2 as the Charge-Trapping Layer for Nonvolatile Memory Application
    Wu, Yung-Hsien
    Chen, Lun-Lun
    Lin, Yuan-Sheng
    Li, Ming-Yen
    Wu, Hsiao-Che
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (12) : 1290 - 1292
  • [50] LaTiON/LaON as band-engineered charge-trapping layer for nonvolatile memory applications
    Huang, X. D.
    Lai, P. T.
    Sin, Johnny K. O.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2012, 108 (01): : 229 - 234