An 80dB-SNDR 98dB-SFDR Noise-Shaping SAR ADC with Duty-Cycled Amplifier and Digital-Predicted Mismatch Error Shaping

被引：5

作者：

Li, Hanyue ^{[1
]}

Shen, Yuting ^{[1
]}

Xin, Haoming ^{[1
]}

Cantatore, Eugenio ^{[1
]}

Harpe, Pieter ^{[1
]}

机构：

[1] Eindhoven Univ Technol, Integrated Circuits Grp, Eindhoven, Netherlands

来源：

ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2021年

基金：

荷兰研究理事会;

关键词：

Keywords-noise-shaping SAR ADC; mismatch error shaping; duty-cycled amplifier; high linearity;

D O I：

10.1109/ESSCIRC53450.2021.9567748

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low-power and high-linearity noise-shaping SAR ADC that employs a duty-cycled amplifier and a mismatch error shaping technique. The power-efficient duty-cycled amplifier with 18s gain and two passive integrators provide 2nd-order noise shaping to improve in-band noise attenuation. Mismatch error shaping with a two-level digital prediction scheme is used to 1st-order shape the capacitive DAC mismatch errors without sacrificing the input signal range. The proposed ADC is fabricated in 65 nm CMOS technology and achieves 80 dB peak SNDR and 98 dB peak SFDR in a 31.25 kHz bandwidth, leading to a Schreier FoM of 176.3 dB.

引用

页码：387 / 390

页数：4

共 50 条

[31] A 590 μW, 106.6 dB SNDR, 24 kHz BW Continuous-Time Zoom ADC with a Noise-Shaping 4-bit SAR ADC
Mehrotra, Shubham
Eland, Efraim
Karmakar, Shoubhik
Liu, Angqi
Gonen, Burak
Bolatkale, Muhammed
Van Veldhoven, Robert
Makinwa, Kofi A. A.
ESSCIRC 2022- IEEE 48TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2022, : 253 - 256
[32] A 40-MHz Bandwidth 75-dB SNDR Partial-Interleaving SAR-Assisted Noise-Shaping Pipeline ADC
Song, Yan
Zhu, Yan
Chan, Chi-Hang
Martins, Rui P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (06) : 1772 - 1783
[33] Gain-boosted Complementary Dynamic Residue Amplifier for a 160 MS/s 61 dB SNDR Noise Shaping SAR ADC
Ghaedrahmati, Hanie
Zhou, Jianjun
Shi, Lukang
2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 141 - 144
[34] A 97.99 dB SNDR, 2 kHz BW, 37.1 μW Noise-Shaping SAR ADC with Dynamic Element Matching and Modulation Dither Effect
Obata, Koji
Matsukawa, Kazuo
Miki, Takuji
Tsukamoto, Yusuke
Sushihara, Koji
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[35] An 871 nW 96.2 dB SNDR Pipelined Second-Order Noise-Shaping SAR ADC Employing Charge-Efficient CLS-Assisted Residue Amplifier
Zhang, Shan
Meng, Lingxin
Lu, Zhaonan
Song, Shuang
Qu, Wanyuan
Zhao, Menglian
Tan, Zhichao
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
[36] A 92 dB SNDR 183 dB FoMs Fully Dynamic Fourth-Order Noise-Shaping SAR ADC in the 2-2 Hybrid Nested Structure with Closed-Loop Residue Amplifier
Hu, Wei
Li, Jiaqi
Chen, Qunchao
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2025,
[37] A 99.4 dB SFDR 91.9 dB DR Continuous-Time Incremental Delta-Sigma ADC with a Noise-Shaping SAR Quantizer and a Passive Input Feedforward Stabilization Path
Wei, Cheng-En
Kuo, Shih-Che
Chen, Chia-Hung
2024 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, CICC, 2024,
[38] A 25MHz-BW 75dB-SNDR Inherent Gain Error Tolerance Noise-Shaping SAR-Assisted Pipeline ADC with Background Offset Calibration
Zhang, Hongshuai
Zhu, Yan
Chan, Chi-Hang
Martins, R. P.
2021 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2021, 64 : 380 - +
[39] A 600-MS/s, 65-dB SNDR, 75-MHz BW Time-Interleaved Noise-Shaping SAR ADC
Baek, Jihyun
Chae, Hyungil
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (07) : 2315 - 2319
[40] A 50kHz-BW 95.4dB-SNDR CT-DT Pipelined Noise-Shaping SAR ADC with Noise-Optimized Two-Stage Dynamic Amplifier
Du, Yanzhujun
Meng, Lingxin
Zhao, Menglian
Tan, Zhichao
2024 31ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, ICECS, 2024,

← 1 2 3 4 5 →