An 80dB-SNDR 98dB-SFDR Noise-Shaping SAR ADC with Duty-Cycled Amplifier and Digital-Predicted Mismatch Error Shaping

被引：5

作者：

Li, Hanyue ^{[1
]}

Shen, Yuting ^{[1
]}

Xin, Haoming ^{[1
]}

Cantatore, Eugenio ^{[1
]}

Harpe, Pieter ^{[1
]}

机构：

[1] Eindhoven Univ Technol, Integrated Circuits Grp, Eindhoven, Netherlands

来源：

ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2021年

基金：

荷兰研究理事会;

关键词：

Keywords-noise-shaping SAR ADC; mismatch error shaping; duty-cycled amplifier; high linearity;

D O I：

10.1109/ESSCIRC53450.2021.9567748

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a low-power and high-linearity noise-shaping SAR ADC that employs a duty-cycled amplifier and a mismatch error shaping technique. The power-efficient duty-cycled amplifier with 18s gain and two passive integrators provide 2nd-order noise shaping to improve in-band noise attenuation. Mismatch error shaping with a two-level digital prediction scheme is used to 1st-order shape the capacitive DAC mismatch errors without sacrificing the input signal range. The proposed ADC is fabricated in 65 nm CMOS technology and achieves 80 dB peak SNDR and 98 dB peak SFDR in a 31.25 kHz bandwidth, leading to a Schreier FoM of 176.3 dB.

引用

页码：387 / 390

页数：4

共 50 条

[21] A 62.5 kHz-BW 92 dB-SNDR noise-shaping SAR ADC with NS-CAL method
Li, Jianzheng
Zhao, Yuchen
Hu, Weimin
Yao, Jinghan
Liu, Ziwei
Qin, Yajie
MICROELECTRONICS JOURNAL, 2024, 153
[22] A 90-MS/s 11-MHz-Bandwidth 62-dB SNDR Noise-Shaping SAR ADC
Fredenburg, Jeffrey A.
Flynn, Michael P.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) : 2898 - 2904
[23] A 2MHz BW Buffer-Embedded Noise-Shaping SAR ADC Achieving 73.8dB SNDR and 87.3dB SEDR
Kim, Taewoong
Chae, Youngcheol
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
[24] An Oversampling SAR ADC with DAC Mismatch Error Shaping Achieving 105dB SFDR and 101dB SNDR over 1kHz BW in 55nm CMOS
Shu, Yun-Shiang
Kuo, Liang-Ting
Lo, Tien-Yu
2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 458 - U644
[25] A 40kHz-BW 90dB-SNDR Noise-Shaping SAR with 4x Passive Gain and 2nd-Order Mismatch Error Shaping
Liu, Jiaxin
Wang, Xing
Gao, Zijie
Zhan, Mingtao
Tang, Xiyuan
Sun, Nan
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC), 2020, : 158 - +
[26] A 2.1 mW 2 MHz-BW 73.8 dB-SNDR Buffer-Embedded Noise-Shaping SAR ADC
Kim, Taewoong
Chae, Youngcheol
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (12) : 5029 - 5037
[27] A 0.87 mW 7MHz-BW 76dB-SNDR Passive Noise-Shaping Modulator Based On A SAR ADC
Dai, Zhiyuan
Hu, Hang
Li, Manxin
Ye, Fan
Ren, Junyan
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 28 - 31
[28] A 77.1-dB-SNDR 6.25-MHz-BW Pipeline SAR ADC With Enhanced Interstage Gain Error Shaping and Quantization Noise Shaping
Hsu, Chen-Kai
Tang, Xiyuan
Liu, Jiaxin
Xu, Rui
Zhao, Wenda
Mukherjee, Abhishek
Andeen, Timothy R., Jr.
Sun, Nan
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (03) : 739 - 749
[29] A low-cost 0.98μW 0.8V oversampled SAR ADC with pre-comparison and mismatch error shaping achieving 84.5dB SNDR and 103dB SFDR
Shen, Yuting
Li, Hanyue
Xin, Haoming
Cantatore, Eugenio
Harpe, Pieter
2021 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2021,
[30] A 103-dB SFDR Calibration-Free Oversampled SAR ADC With Mismatch Error Shaping and Pre-Comparison Techniques
Shen, Yuting
Li, Hanyue
Xin, Haoming
Cantatore, Eugenio
Harpe, Pieter
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (03) : 734 - 744

← 1 2 3 4 5 →