May the Fourth (terminal) be with you - Circuit Design beyond FinFET (Invited)

被引:0
|
作者
Koike, Hanpei [1 ]
O'uchi, Shin-ichi [1 ]
Hioki, Masakazu [1 ]
Endo, Kazuhiko [1 ]
Matsukawa, Takashi [1 ]
Liu, Yongxun [1 ]
Masahara, Meishoku [1 ]
Tsutsumi, Toshiyuki [1 ]
Sakamoto, Kunihiro [1 ]
Nakagawa, Tadashi [1 ]
Sekigawa, Toshihiro [1 ]
机构
[1] AIST, Nanoelect Res Inst, Tsukuba, Ibaraki, Japan
来源
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST | 2010年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:1
相关论文
共 50 条
  • [21] Analysis and characterization of layout dependent effect for advance FinFET circuit design
    Wang, Zhaoqing
    Chen, Lan
    Yin, Minghui
    MICROELECTRONICS JOURNAL, 2022, 125
  • [22] Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design
    Adesina, Naheem Olakunle
    Srivastava, Ashok
    Khan, Md Azmot Ullah
    2021 IEEE 11TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE (CCWC), 2021, : 591 - 596
  • [23] "Moonlight Reflected on Many Thousands of Rivers": The Communicative Circuit of May Fourth
    Zhang, Qing
    CONTEMPORARY CHINESE THOUGHT, 2019, 50 (1-2) : 39 - 45
  • [24] Written that you may believe. Encountering Jesus in the Fourth Gospel
    Pou, A
    STUDIA MONASTICA, 2001, 43 (02): : 404 - 405
  • [25] Circuit Design Techniques for Multimedia Wireline Communications (Invited Paper)
    Kim, Chulwoo
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [26] CIRCUIT DESIGN APPLICATION OF MICHIGAN TERMINAL SYSTEM
    CALAHAN, DA
    IEEE TRANSACTIONS ON EDUCATION, 1969, E 12 (03) : 198 - &
  • [27] Challenges and Solutions of FinFET Integration in an SRAM Cell and a Logic Circuit for 22 nm node and beyond
    Kawasaki, H.
    Basker, V. S.
    Yamashita, T.
    Lin, C. -H.
    Zhu, Y.
    Faltermeier, J.
    Schmitz, S.
    Cummings, J.
    Kanakasabapathy, S.
    Adhiliari, H.
    Jagannathan, H.
    Kumar, A.
    Maitra, K.
    Wang, J.
    Yeh, C. -C.
    Wang, C.
    Khater, M.
    Guillorn, M.
    Fuller, N.
    Chang, J.
    Chang, L.
    Muralidhar, R.
    Yagishita, A.
    Miller, R.
    Ouyang, Q.
    Zhang, Y.
    Paruchuri, V. K.
    Bu, H.
    Doris, B.
    Takayanagi, M.
    Haensch, W.
    McHerron, D.
    O'Neill, J.
    Ishimaru, K.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 264 - +
  • [28] Design Guidelines of Stochastic Computing Based on FinFET: A Technology-Circuit Perspective
    Zhang, Yawen
    Wang, Runsheng
    Jiang, Xiaobo
    Lin, Zhenghan
    Guo, Shaofeng
    Zhang, Zhe
    Zhang, Zherui
    Huang, Ru
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [29] Aging of I/O Overdrive Circuit in FinFET Technology and Strategy for Design Optimization
    Liu, S. E.
    Yu, M. H.
    Chen, Y. R.
    Jao, J. Y.
    Lin, M. Z.
    Fang, Y. H.
    Lin, M. J.
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
  • [30] Trends in Nanoelectronic Education From FDSOI and FinFET Technologies to Circuit Design Specifications
    Bonnaud, Olivier
    Fesquet, Laurent
    10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 106 - 111