May the Fourth (terminal) be with you - Circuit Design beyond FinFET (Invited)

被引：0
|
作者：
Koike, Hanpei [1 ]
O'uchi, Shin-ichi [1 ]
Hioki, Masakazu [1 ]
Endo, Kazuhiko [1 ]
Matsukawa, Takashi [1 ]
Liu, Yongxun [1 ]
Masahara, Meishoku [1 ]
Tsutsumi, Toshiyuki [1 ]
Sakamoto, Kunihiro [1 ]
Nakagawa, Tadashi [1 ]
Sekigawa, Toshihiro [1 ]
机构：
[1] AIST, Nanoelect Res Inst, Tsukuba, Ibaraki, Japan
来源：
2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页数：1
相关论文
共 50 条
  • [31] Leakage Power Reduction Technique by Using FinFET Technology in ULSI Circuit Design
    Dadoria, Ajay Kumar
    Khare, Kavita
    Gupta, T. K.
    Singh, R. P.
    PROCEEDINGS OF FIRST INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY FOR INTELLIGENT SYSTEMS: VOL 2, 2016, 51 : 509 - 518
  • [32] BSIM-CMG: Standard FinFET Compact Model for Advanced Circuit Design
    Duarte, Juan P.
    Khandelwal, Sourabh
    Medury, Aditya
    Hu, Chenming
    Kushwaha, Pragya
    Agarwal, Harshit
    Dasgupta, Avirup
    Chauhan, Yogesh S.
    ESSCIRC CONFERENCE 2015 - 41ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE (ESSCIRC), 2015, : 196 - 201
  • [33] Optical transport network design beyond 100 Gbaud [Invited]
    Pedro, Joao
    Costa, Nelson
    Pato, Silvia
    JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2020, 12 (02) : A123 - A134
  • [34] Gated-Diode FinFET DRAMs: Device and Circuit Design-Considerations
    Bhoj, Ajay N.
    Jha, Niraj K.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2010, 6 (04)
  • [35] PRODUCT SERVICEABILITY - YOU MAY NOT BE ABLE TO MEASURE IT, BUT YOU CAN DESIGN FOR IT
    JESSEN, K
    ELECTRONIC DESIGN, 1978, 26 (08) : 100 - 103
  • [36] N2 CARRIER TERMINAL - CIRCUIT DESIGN
    LUNDRY, WR
    WILLEY, LF
    BELL SYSTEM TECHNICAL JOURNAL, 1965, 44 (05): : 761 - +
  • [37] Design of ATM circuit emulation service terminal adapter
    Kao, TL
    Lee, YC
    Wu, KT
    MICROPROCESSORS AND MICROSYSTEMS, 2000, 24 (08) : 387 - 398
  • [38] CIRCUIT DESIGN OF N3 CARRIER TERMINAL
    HANER, RL
    WOOD, IE
    BELL SYSTEM TECHNICAL JOURNAL, 1966, 45 (06): : 801 - +
  • [39] Design of high efficient low power static logic circuit using SG FinFET
    Sridharan, Venkatesan Rameya
    Alagarsamy, Manjunathan
    Rajangam, Balamurugan
    Sekar, Lalitha
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024, 111 (10) : 1613 - 1630
  • [40] Circuit Design for Bias Compatibility Investigation of Bulk FinFET Based Floating Body RAM
    Anchlia, A.
    Bardon, M. Garcia
    Poliakov, P.
    Rooseleer, B.
    De Wachter, B.
    Collaert, N.
    van der Zanden, K.
    Corbalan, M. Miranda
    Dehaene, W.
    Verkest, D.
    2009 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN, AND TESTING, PROCEEDINGS, 2009, : 7 - 12
12345