A Verification of Resonant Clock Driver Design for the IoT Era

被引：0

作者：

Takahashi, Yasuhiro ^{[1
]}

Sekine, Toshikazu ^{[1
]}

Yokoyama, Michio ^{[2
]}

机构：

[1] Gifu Univ, Fac Engn, Dept Elect Elect & Comp Engn, 1-1 Yanagido, Gifu 5011193, Japan

[2] Yamagata Univ, Grad Sch Sci & Engn, 4-3-16 Jonan, Yonezawa, Yamagata 9928510, Japan

来源：

2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT) | 2017年

关键词：

FREQUENCY; EFFICIENT; CIRCUITS; LOGIC;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, we simulate a resonant clocking driver for low power and low-voltage LSI. During the past decade, several highspeed LSI test chips operating in GHz range successfully demonstrated a variety of resonant clocking implementations, but few tests in low-frequency range have been reported. The authors report the operation of the low operating frequency resonant clock driver for IoT device through the SPICE simulation. From the simulation results, we found that the aspect ratio (W/L) of MOS in the final stage is the important geometrical factor that determines the clock waveform.

引用

页码：268 / 270

页数：3

共 50 条

[21] Design and verification of driver interfaces for adaptive cruise control systems
Sang Hun Lee
Dae Ryong Ahn
Journal of Mechanical Science and Technology, 2015, 29 : 2451 - 2460
[22] Verification challenges and opportunities in the new era of microprocessor design
Yang, Jin
AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2006, 4218 : 6 - 7
[23] Verification and Validation Methods for a Trust-by-Design Framework for the IoT
Ferraris, Davide
Fernandez-Gago, Carmen
Lopez, Javier
DATA AND APPLICATIONS SECURITY AND PRIVACY XXXVI, DBSEC 2022, 2022, 13383 : 183 - 194
[24] Frequency-Centric Resonant Rotary Clock Distribution Network Design
Teng, Ying
Taskin, Buis
2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 742 - 749
[25] Design of low-power sensor interfaces in the IoT era
Gielen, Georges
2015 6TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), 2015, : 173 - 173
[26] Transmission line clock driver
Massachusetts Inst of Technology, Cambridge, United States
Proc IEEE Int Conf Comput Des VLSI Comput Process, (489-490):
[27] Design and Verification of High Performance Standard Cells for Clock Network Applications
Ravi, S.
Mandal, Suprovab
Kittur, Harish M.
ADVANCED SCIENCE LETTERS, 2018, 24 (08) : 5877 - 5883
[28] Design and Verification of a Media Redundancy Management Driver for a CAN Star Topology
Gessner, David
Barranco, Manuel
Proenza, Julian
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2013, 9 (01) : 237 - 245
[29] Design and Verification of Gate Driver for 6.5 kV SiC MOSFET Module
Wang, Yijyian
Liang, Lin
Shang, Hai
Han, Lubin
2021 IEEE WORKSHOP ON WIDE BANDGAP POWER DEVICES AND APPLICATIONS IN ASIA (WIPDA ASIA 2021), 2021, : 322 - 326
[30] Innovation Design and Its Verification & Validation in the Era of the Internet of Things
Uchihira, Naoshi
2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,

← 1 2 3 4 5 →