A Verification of Resonant Clock Driver Design for the IoT Era

被引:0
|
作者
Takahashi, Yasuhiro [1 ]
Sekine, Toshikazu [1 ]
Yokoyama, Michio [2 ]
机构
[1] Gifu Univ, Fac Engn, Dept Elect Elect & Comp Engn, 1-1 Yanagido, Gifu 5011193, Japan
[2] Yamagata Univ, Grad Sch Sci & Engn, 4-3-16 Jonan, Yonezawa, Yamagata 9928510, Japan
关键词
FREQUENCY; EFFICIENT; CIRCUITS; LOGIC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we simulate a resonant clocking driver for low power and low-voltage LSI. During the past decade, several highspeed LSI test chips operating in GHz range successfully demonstrated a variety of resonant clocking implementations, but few tests in low-frequency range have been reported. The authors report the operation of the low operating frequency resonant clock driver for IoT device through the SPICE simulation. From the simulation results, we found that the aspect ratio (W/L) of MOS in the final stage is the important geometrical factor that determines the clock waveform.
引用
收藏
页码:268 / 270
页数:3
相关论文
共 50 条
  • [1] Estimating Required Driver Strength in the Resonant Clock Generator
    Esmaeili, S. E.
    Al-Khalili, A. J.
    Cowan, G. E. R.
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 923 - 926
  • [2] Design of resonant global clock distributions
    Chan, SC
    Shepard, KL
    Restle, PJ
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 248 - 253
  • [3] An Enhanced Design Methodology for Resonant Clock Trees
    Rahimian, Somayyeh
    Pavlidis, Vasilis F.
    Tang, Xifan
    De Michelil, Giovanni
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (02) : 198 - 206
  • [4] A LED Driver Based on the Data Clock Regeneration Design
    Que, Longcheng
    Du, Yiying
    Zhou, Yun
    Lv, Jian
    Jiang, Yadong
    6TH INTERNATIONAL SYMPOSIUM ON ADVANCED OPTICAL MANUFACTURING AND TESTING TECHNOLOGIES: OPTOELECTRONIC MATERIALS AND DEVICES FOR SENSING, IMAGING, AND SOLAR ENERGY, 2012, 8419
  • [5] Resonant-clock latch-based design
    Sathe, Visvesh S.
    Kao, Jerry C.
    Papaefthymiou, Marios C.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 864 - 873
  • [6] Design Methodology for Square Wave Resonant Clock Generators
    El Mahalawy, Mohamed W.
    Ismail, Yehea
    2012 INTERNATIONAL CONFERENCE ON ENERGY AWARE COMPUTING, 2012,
  • [7] Coordinating Communication, Technology and Design in the IOT Era
    Aitken, Rob
    ISLPED '16: PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2016, : 2 - 2
  • [8] Optimal design of a class-E resonant driver
    Evzelman, Michael
    Peretz, Mor Mordechai
    IET POWER ELECTRONICS, 2015, 8 (08) : 1552 - 1557
  • [9] Design on LED Driver based on LLC Resonant Topology
    Cui, Jiamin
    Yu, Xianfeng
    Xu, Weijie
    SENSORS, MEASUREMENT AND INTELLIGENT MATERIALS, PTS 1-4, 2013, 303-306 : 1702 - 1705
  • [10] Optimal Design of a Class-E Resonant Driver
    Evzelman, Michael
    Peretz, Mor Mordechai
    2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 5462 - 5467