Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D NAND Flash Memory

被引:39
|
作者
Van den Bosch, G. [1 ]
Kar, G. S. [1 ]
Blomme, P. [1 ]
Arreghini, A. [1 ]
Cacciato, A. [1 ]
Breuil, L. [1 ]
De Keersgieter, A. [1 ]
Paraschiv, V. [1 ]
Vrancken, C. [1 ]
Douhard, B. [1 ]
Richard, O. [1 ]
Van Aerde, S. [2 ]
Debusschere, I. [1 ]
Van Houdt, J. [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] ASM, B-3001 Louvain, Belgium
关键词
NAND Flash; NVM; vertical cell; 3-D SONOS;
D O I
10.1109/LED.2011.2164775
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A vertical cylindrical SONOS cell with a novel bilayer polysilicon channel down to 22-nm diameter for 3-D NAND Flash memory is successfully developed. We introduce a thin amorphous silicon layer along with the oxide-nitride-oxide (ONO) gate stack inside the memory hole. This silicon layer protects the tunnel oxide during opening of the gate stack at the bottom of the memory hole, after which it serves as the first layer of the bilayer polysilicon channel. This approach enables the 3-D architecture to achieve minimum cell area (4F(2), with F being the feature size) without the need for the so-called pipeline connections. The smallest functional cells have the memory hole diameter F = 45 nm, resulting in 22-nm channel diameter. In case 16 cells are stacked, F = 45 nm would correspond to an equivalent 11-nm planar cell technology node. Excellent program/erase and retention obtained with the all-deposited ONO stack are demonstrated.
引用
收藏
页码:1501 / 1503
页数:3
相关论文
共 50 条
  • [1] Impact of Residual Stress on a Polysilicon Channel in Scaled 3D NAND Flash Memory
    Lee, Juyoung
    Yoon, Dong-Gwan
    Sim, Jae-Min
    Song, Yun-Heub
    ELECTRONICS, 2021, 10 (21)
  • [2] Effects of Vpass and Vertical Pitch on 3D SONOS NAND Flash Memory Operations
    Lee, Jeongsu
    Lee, Gunwoo
    Sui, Onejae
    Lee, Seung-Beck
    2014 14TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2014,
  • [3] Effects of Vpass and vertical pitch on 3D SONOS NAND Flash memory operations
    Lee, Jeongsu
    Lee, Gunwoo
    Sul, Onejae
    Lee, Seung-Beck
    2014 14th Annual Non-Volatile Memory Technology Symposium, NVMTS 2014, 2015,
  • [4] Highly Scaled Poly-silicon Channel Vertical SONOS Cell for Ultra High Density NAND Technology
    Kar, Gouri Sankar
    Van den Bosch, Geert
    Arreghini, Antonio
    Debusschere, Ingrid
    Van Houdt, Jan
    Altimime, Laith
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 431 - 437
  • [5] Modeling of Grain Growth in the Polysilicon Channel Process of a Vertical NAND Flash Memory
    Lee, Jong-Hyuk
    Kong, Young-Min
    Kwon, Yongwoo
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (04) : 321 - 325
  • [6] Predictive Modeling of Channel Potential in 3-D NAND Flash Memory
    Kim, Yoon
    Kang, Myounggon
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3901 - 3904
  • [7] Performance Enhancement by Optimization of Poly Grain Size and Channel Thickness in a Vertical Channel 3-D NAND Flash Memory
    Bhatt, Upendra Mohan
    Kumar, Arvind
    Manhas, Sanjeev Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) : 1781 - 1786
  • [8] Improvement of memory performance of 3-D NAND flash memory with retrograde channel doping
    Gupta, Deepika
    Upadhyay, Abhishek Kumar
    Beohar, Ankur
    Vishvakarma, Santosh Kumar
    Memories - Materials, Devices, Circuits and Systems, 2023, 4
  • [9] CHARACTERIZATION OF RELIABILITY IN 3-D NAND FLASH MEMORY
    Lee, Jong-Ho
    Joe, Sung-Min
    Kang, Ho-Jung
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [10] Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory
    Kim, Seung-Yoon
    Park, Jong Kyung
    Hwang, Wan Sik
    Lee, Seung-Jun
    Lee, Ki-Hong
    Pyi, Seung Ho
    Cho, Byung Jin
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (05) : 5044 - 5048