Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D NAND Flash Memory

被引:39
|
作者
Van den Bosch, G. [1 ]
Kar, G. S. [1 ]
Blomme, P. [1 ]
Arreghini, A. [1 ]
Cacciato, A. [1 ]
Breuil, L. [1 ]
De Keersgieter, A. [1 ]
Paraschiv, V. [1 ]
Vrancken, C. [1 ]
Douhard, B. [1 ]
Richard, O. [1 ]
Van Aerde, S. [2 ]
Debusschere, I. [1 ]
Van Houdt, J. [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
[2] ASM, B-3001 Louvain, Belgium
关键词
NAND Flash; NVM; vertical cell; 3-D SONOS;
D O I
10.1109/LED.2011.2164775
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A vertical cylindrical SONOS cell with a novel bilayer polysilicon channel down to 22-nm diameter for 3-D NAND Flash memory is successfully developed. We introduce a thin amorphous silicon layer along with the oxide-nitride-oxide (ONO) gate stack inside the memory hole. This silicon layer protects the tunnel oxide during opening of the gate stack at the bottom of the memory hole, after which it serves as the first layer of the bilayer polysilicon channel. This approach enables the 3-D architecture to achieve minimum cell area (4F(2), with F being the feature size) without the need for the so-called pipeline connections. The smallest functional cells have the memory hole diameter F = 45 nm, resulting in 22-nm channel diameter. In case 16 cells are stacked, F = 45 nm would correspond to an equivalent 11-nm planar cell technology node. Excellent program/erase and retention obtained with the all-deposited ONO stack are demonstrated.
引用
收藏
页码:1501 / 1503
页数:3
相关论文
共 50 条
  • [41] Effects of Heavy-Ion Irradiation on Vertical 3-D NAND Flash Memories
    Bagatin, M.
    Gerardin, S.
    Paccagnella, A.
    Beltrami, S.
    Camerlenghi, E.
    Bertuccio, M.
    Costantino, A.
    Zadeh, A.
    Ferlet-Cavrois, V.
    Santin, G.
    Daly, E.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2018, 65 (01) : 318 - 325
  • [42] Study on cell shape in 3D NAND flash memory
    Feng, Wei
    Deng, Ning
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 387 - 390
  • [43] Smart Electrical Screening Methodology for Channel Hole Defects of 3D Vertical NAND (VNAND) Flash Memory
    Kim, Beomjun
    Seo, Gyeongseob
    Kim, Myungsuk
    ENG, 2024, 5 (01): : 495 - 512
  • [44] 3D TCAD Model for Poly-Si Channel Current and Variability in Vertical NAND Flash Memory
    Verreck, D.
    Arreghini, A.
    Schanovsky, F.
    Stanojevic, Z.
    Steiner, K.
    Mitterbauer, F.
    Karner, M.
    Van den Bosch, G.
    Furnemont, A.
    2019 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2019), 2019, : 61 - 64
  • [45] Channel Parameter and Read Reference Voltages Estimation in 3-D NAND Flash Memory Using Unsupervised Learning Algorithms
    Hu, Haihua
    Han, Guojun
    Wu, Wenhua
    Liu, Chang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 43 (01) : 305 - 318
  • [46] A New Read Scheme for Alleviating Cell-to-Cell Interference in Scaled-Down 3D NAND Flash Memory
    Sim, Jae-Min
    Kang, Myounggon
    Song, Yun-Heub
    ELECTRONICS, 2020, 9 (11) : 1 - 9
  • [47] 3-D Vertical FG nand Flash Memory With a Novel Electrical S/D Technique Using the Extended Sidewall Control Gate
    Seo, Moon-Sik
    Park, Sung-Kye
    Endoh, Tetsuo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (09) : 2966 - 2973
  • [48] Data-Aware 3-D TLC NAND Flash Memory Reliability Optimization
    Salamin, Sami
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (10) : 5962 - 5974
  • [49] Investigation of Endurance Characteristics in 3-D nand Flash Memory With Trap Profile Analysis
    Jo, Hyungjun
    Kim, Jongwoo
    Cho, Yonggyu
    Shim, Hyunyoung
    Sim, Jaesung
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1852 - 1857
  • [50] Impact of Self-Heating Effect on the Retention of 3-D NAND Flash Memory
    Wang, Kunliang
    Lun, Zhiyuan
    Chen, Wangyong
    Liu, Xiaoyan
    Du, Gang
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,