Transistor sizing for high performance and low power

被引：0

作者：

Fishburn, JP

Taneja, S

机构：

来源：

PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1997年

关键词：

D O I：

10.1109/CICC.1997.606695

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Tuning a circuit by adjusting individual transistor sizes offers higher performance and lower power, for circuits with up to hundreds of thousands of transistors, than the best that can be achieved with standard cells: Typically, at, the same clock rate, power can be cut in half. At the same power, clock rate can be increased 25%.

引用

页码：591 / 594

页数：4

共 50 条

[1] Transistor sizing for low power CMOS circuits
Pennsylvania State Univ, University Park, United States
IEEE Trans Comput Aided Des Integr Circuits Syst, 6 (665-671):
[2] Transistor sizing for low power CMOS circuits
Borah, M
Owens, RM
Irwin, MJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (06) : 665 - 671
[3] High performance, low power nanowire transistor devices
Xiang, Jie
Kim, Ji Hun
Lu, Wei
RSC Smart Materials, 2015, 2015-January (11): : 54 - 110
[4] Transistor Sizing and VDD Scaling for Low Power CMOS Circuits
Kabbani, Adnan
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 93 - 96
[5] Application Specific Transistor Sizing for Low Power Full Adders
Eslami, Fatemeh
Baniasadi, Amirali
Farahani, Mostafa
2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 195 - +
[6] Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits
Nikoubin, Tooraj
Bahrebar, Poona
Pouri, Sara
Navi, Keivan
Iravani, Vaez
VLSI DESIGN, 2010, 2010
[7] Combining transistor sizing, wire sizing, and buffer insertion for low power in CMOS digital circuit design
Lee, H
Kim, J
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 42 (02) : 255 - 260
[8] Sleep transistor sizing in power gating designs
Chiou, De-Shiuan
Chen, Yu-Ting
Juan, Da-Cheng
Chang, Shih-Chieh
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1326 - 1331
[9] Benchmarking nanotechnology for high-performance and low-power logic transistor applications
Chau, R
2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 3 - 6
[10] Reducing Transistor Variability For High Performance Low Power Chips HOT Chips 24
Rogenmoser, Robert
2012 IEEE HOT CHIPS 24 SYMPOSIUM (HCS), 2012,

← 1 2 3 4 5 →