A VLSI implementation of a cryptographic processor

被引:0
|
作者
Lewis, M [1 ]
Simmons, S [1 ]
机构
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7M 5W9, Canada
关键词
CPU; cryptography; low power;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Current CPU's and DSP's are not well equipped to deal with encryption for communication purposes. The fastest server CPUs cannot handle large numbers of secure connections while low power devices cannot meet the high throughput that new 3G networks are offering without severely sacrificing battery life. To combat these problems, a specialized Crypto-CPU was designed and simulated. The design utilizes new processor and low power design methodologies to create a general purpose processor optimized for cryptographic algorithms. Specialized encryption units and their corresponding instructions were added so that common cryptographic operations could be done quickly and efficiently. The design methodologies, efficiency, cost trade-offs, and simulated performance are presented in this paper.
引用
收藏
页码:821 / 826
页数:6
相关论文
共 50 条
  • [21] DESIGN AND VLSI IMPLEMENTATION OF AN ACCESS PROCESSOR FOR A DECOUPLED ARCHITECTURE
    HULINA, PT
    KURIAN, L
    JOHN, EB
    CORAOR, LD
    MICROPROCESSORS AND MICROSYSTEMS, 1992, 16 (05) : 237 - 247
  • [23] VLSI implementation of fractal image compression processor for moving pictures
    Yamauchi, H
    Takeuchi, Y
    Imai, M
    PROCEEDINGS OF THE 27TH EUROMICRO CONFERENCE - 2001: A NET ODYSSEY, 2001, : 400 - 409
  • [24] THE RPA OPTIMIZING A PROCESSOR ARRAY ARCHITECTURE FOR IMPLEMENTATION USING VLSI
    JESSHOPE, CR
    COMPUTER PHYSICS COMMUNICATIONS, 1985, 37 (1-3) : 95 - 100
  • [25] VLSI implementation of type-2 fuzzy inference processor
    Huang, SH
    Chen, YR
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3307 - 3310
  • [26] VLSI Implementation of an Edge-Oriented Image Scaling Processor
    Chen, Pei-Yin
    Lien, Chih-Yuan
    Lu, Chi-Pin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (09) : 1275 - 1284
  • [27] Implementation of HSSec: a high-speed cryptographic co-processor
    Kakarountas, A. P.
    Michail, H.
    Goutis, C. E.
    Efstathiou, C.
    ETFA 2007: 12TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION, VOLS 1-3, 2007, : 625 - +
  • [28] Single-chip FPGA implementation of a cryptographic co-processor
    Crowe, F
    Daly, A
    Kerins, T
    Marnane, W
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 279 - 285
  • [29] Study and Implementation of Cluster Hierarchical Memory System of Multicore Cryptographic Processor
    Li, Junwei
    Dai, Zibin
    Li, Wei
    Chen, Tao
    Zhu, Yufei
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [30] Design and Implementation of Dynamic Key Based Stream Cipher for Cryptographic Processor
    Pandian, K. K. Soundra
    Pal, Saptadeep
    Chandra, Kailash
    2015 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATION AND NETWORKING (ICSCN), 2015,