A VLSI implementation of a cryptographic processor

被引:0
|
作者
Lewis, M [1 ]
Simmons, S [1 ]
机构
[1] Queens Univ, Dept Elect & Comp Engn, Kingston, ON K7M 5W9, Canada
关键词
CPU; cryptography; low power;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Current CPU's and DSP's are not well equipped to deal with encryption for communication purposes. The fastest server CPUs cannot handle large numbers of secure connections while low power devices cannot meet the high throughput that new 3G networks are offering without severely sacrificing battery life. To combat these problems, a specialized Crypto-CPU was designed and simulated. The design utilizes new processor and low power design methodologies to create a general purpose processor optimized for cryptographic algorithms. Specialized encryption units and their corresponding instructions were added so that common cryptographic operations could be done quickly and efficiently. The design methodologies, efficiency, cost trade-offs, and simulated performance are presented in this paper.
引用
收藏
页码:821 / 826
页数:6
相关论文
共 50 条
  • [31] VLSI implementation of an OFB processor for encryption of real-time data
    Kim, YC
    Kim, KO
    Lee, TW
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 179 - 182
  • [32] VLSI implementation of the high performance data path design in VLIW processor
    Yang, Yan
    Hou, Chao-Huan
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2003, 31 (11): : 1667 - 1670
  • [33] Efficient finite field processor for GF(2163) and its VLSI implementation
    Ansari, Bijan
    Wu, Huapeng
    INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 1021 - +
  • [34] Subword parallel GF(2m) ALU:: An implementation for a cryptographic processor
    Lim, WM
    Benaissa, M
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 63 - 68
  • [35] VLSI PROCESSOR ARCHITECTURE
    HENNESSY, JL
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (12) : 1221 - 1246
  • [36] VLSI PROCESSOR ARCHITECTURES
    TRELEAVEN, PC
    COMPUTER, 1982, 15 (06) : 33 - 45
  • [37] THE RISE OF THE VLSI PROCESSOR
    WILKES, MV
    COMMUNICATIONS OF THE ACM, 1990, 33 (12) : 16 - &
  • [38] IDEA cryptographic processor in FPGA
    Patel, Parimal
    Parikh, Chirag
    JOURNAL OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING, 2005, 5 (01) : S201 - S208
  • [39] Area optimized architecture and VLSI implementation of a multi-coder processor for the WTLS
    Selimis, G
    Sklavos, N
    Koufopavlou, O
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1263 - 1266
  • [40] Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor
    Lee, Chiou-Yng
    Zeghid, Medien
    Sghaier, Anissa
    Ahmed, Hassan Yousif
    Xie, Jiafeng
    IEEE ACCESS, 2022, 10 : 7926 - 7936