Rapid Prototyping of an Automated Video Surveillance System: A Hardware-Software Co-Design Approach

被引:0
|
作者
Ngo, Hau T. [1 ]
Rakvic, Ryan N. [1 ]
Broussard, Randy P. [2 ]
Ives, Robert W. [1 ]
机构
[1] US Naval Acad, Dept Elect & Comp Engn, Annapolis, MD 21402 USA
[2] US Naval Acad, Weapons & Syst Engn Dept, Annapolis, MD 21402 USA
关键词
FPGA; real-time image processing; embedded system; Nios-II processor; pipeline and systolic architecture; foreground segmentation;
D O I
10.1117/12.884331
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FPGA devices with embedded DSP and memory blocks, and high-speed interfaces are ideal for real-time video processing applications. In this work, a hardware-software co-design approach is proposed to effectively utilize FPGA features for a prototype of an automated video surveillance system. Time-critical steps of the video surveillance algorithm are designed and implemented in the FPGA's logic elements to maximize parallel processing. Other non time-critical tasks are achieved by executing a high level language program on an embedded Nios-II processor. Pre-tested and verified video and interface functions from a standard video framework are utilized to significantly reduce development and verification time. Custom and parallel processing modules are integrated into the video processing chain by Altera's Avalon Streaming video protocol. Other data control interfaces are achieved by connecting hardware controllers to a Nios-II processor using Altera's Avalon Memory Mapped protocol.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Hardware-software co-design of embedded reconfigurable architectures
    Li, YB
    Callahan, T
    Darnell, E
    Harr, R
    Kurkure, U
    Stockwood, J
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 507 - 512
  • [22] Accelerating RTL Simulation with Hardware-Software Co-Design
    Elsabbagh, Fares
    Sheikhha, Shabnam
    Ying, Victor A.
    Nguyen, Quan M.
    Emer, Joel S.
    Sanchez, Daniel
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 153 - 166
  • [23] Teaching Edge AI at the Undergraduate Level: A Hardware-Software Co-Design Approach
    Farcas, Allen-Jasmin
    Marculescu, Radu
    COMPUTER, 2023, 56 (11) : 30 - 38
  • [24] Hardware-Software Co-Design for Brain-Computer Interfaces
    Karageorgos, Ioannis
    Sriram, Karthik
    Vesely, Jan
    Wu, Michael
    Powell, Marc
    Borton, David
    Manohar, Rajit
    Bhattacharjee, Abhishek
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 391 - 404
  • [25] Hardware-Software Co-Design for Face Recognition on FPGA SoCs
    Wang, Hao
    Cao, Shan
    Xu, Shugong
    Zhang, Shunqing
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [26] Hardware-software Co-design of Slimmed Optical Neural Networks
    Zhao, Zheng
    Liu, Derong
    Li, Meng
    Ying, Zhoufeng
    Zhang, Lu
    Xu, Biying
    Yu, Bei
    Chen, Ray T.
    Pan, David Z.
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 705 - 710
  • [27] Enclavisor: A Hardware-Software Co-Design for Enclaves on Untrusted Cloud
    Gu, Jinyu
    Wu, Xinyue
    Zhu, Bojun
    Xia, Yubin
    Zang, Binyu
    Guan, Haibing
    Chen, Haibo
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (10) : 1598 - 1611
  • [28] A novel hardware-software co-design for automatic white balance
    Chen, Chin-Hsing
    Tan, Sun-Yen
    Huang, Wen-Tzeng
    LECTURE NOTES IN SIGNAL SCIENCE, INTERNET AND EDUCATION (SSIP'07/MIV'07/DIWEB'07), 2007, : 203 - +
  • [29] Hardware-software co-design of resource constrained systems on a chip
    Thepayasuwan, N
    Doboli, A
    24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, 2004, : 818 - 823
  • [30] Speed optimization of AES algorithm with Hardware-Software Co-design
    Dixit, Preeti
    Zalke, Jitendra
    Admane, Sharmik
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798