Rapid Prototyping of an Automated Video Surveillance System: A Hardware-Software Co-Design Approach

被引:0
|
作者
Ngo, Hau T. [1 ]
Rakvic, Ryan N. [1 ]
Broussard, Randy P. [2 ]
Ives, Robert W. [1 ]
机构
[1] US Naval Acad, Dept Elect & Comp Engn, Annapolis, MD 21402 USA
[2] US Naval Acad, Weapons & Syst Engn Dept, Annapolis, MD 21402 USA
关键词
FPGA; real-time image processing; embedded system; Nios-II processor; pipeline and systolic architecture; foreground segmentation;
D O I
10.1117/12.884331
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
FPGA devices with embedded DSP and memory blocks, and high-speed interfaces are ideal for real-time video processing applications. In this work, a hardware-software co-design approach is proposed to effectively utilize FPGA features for a prototype of an automated video surveillance system. Time-critical steps of the video surveillance algorithm are designed and implemented in the FPGA's logic elements to maximize parallel processing. Other non time-critical tasks are achieved by executing a high level language program on an embedded Nios-II processor. Pre-tested and verified video and interface functions from a standard video framework are utilized to significantly reduce development and verification time. Custom and parallel processing modules are integrated into the video processing chain by Altera's Avalon Streaming video protocol. Other data control interfaces are achieved by connecting hardware controllers to a Nios-II processor using Altera's Avalon Memory Mapped protocol.
引用
收藏
页数:9
相关论文
共 50 条
  • [41] Flexible hardware-software cooperation system with HwModule Board and co-design framework by ET
    Yoshikawa, Hiroshi
    Akama, Kiyoshi
    Mabuchi, Hiroshi
    Satoh, Rika
    RECENT ADVANCES IN SYSTEMS, COMMUNICATIONS AND COMPUTERS, 2008, : 248 - 253
  • [42] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240
  • [43] Hardware/software co-design in the rapid prototyping of application-specific signal processors methodology
    Schaming, WB
    VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 241 - 250
  • [44] Computational Imaging and Display - Hardware-Software Co-design for Imaging Devices
    Heidrich, Wolfgang
    COMPUTER GRAPHICS FORUM, 2015, 34 (02) : XXI - XXI
  • [45] Hardware-software co-design in practice: A case study in image processing
    Joost, Ralf
    Salomon, Ralf
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 4034 - +
  • [46] Hardware-Software Co-Design of an In-Memory Transformer Network Accelerator
    Laguna, Ann Franchesca
    Sharifi, Mohammed Mehdi
    Kazemi, Arman
    Yin, Xunzhao
    Niemier, Michael
    Hu, X. Sharon
    FRONTIERS IN ELECTRONICS, 2022, 3
  • [47] CTA: Hardware-Software Co-design for Compressed Token Attention Mechanism
    Wang, Haoran
    Xu, Haobo
    Wang, Ying
    Han, Yinhe
    2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA, 2023, : 429 - 441
  • [48] A Hardware-Software Co-design Approach to a JPEG Encoder Design for a Planetary Micro-Rover Application
    Sarma, S.
    Udupa, S.
    Bhardwaj, K. M.
    Parameswaran, K.
    Malik, N. K.
    INTELLIGENT ROBOTS AND COMPUTER VISION XXVIII: ALGORITHMS AND TECHNIQUES, 2011, 7878
  • [49] A Hardware-Software Co-design for Efficient Intra-Enclave Isolation
    Gu, Jinyu
    Zhu, Bojun
    Li, Mingyu
    Li, Wentai
    Xia, Yubin
    Chen, Haibo
    PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, 2022, : 3129 - 3145
  • [50] Hardware-Software Co-Design for Content-Based Sparse Attention
    Tang, Rui
    Zhang, Xiaoyu
    Liu, Rui
    Luo, Zhejian
    Chen, Xiaoming
    Han, Yinhe
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 415 - 418