Approximate Pattern Matching for On-Chip Interconnect Traffic Prediction

被引:0
|
作者
Adhinarayanan, Vignesh [1 ]
Feng, Wu-chun [1 ]
机构
[1] Virginia Tech, Blacksburg, VA 24061 USA
来源
PACT '20: PROCEEDINGS OF THE ACM INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES | 2020年
关键词
D O I
10.1145/3410463.3414667
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Emerging multi-chip module GPUs (MCM-GPUs) expend over 17% of the total power budget on chip interconnects and this fraction is expected to increase as chip size increases. Towards proactively managing the power consumption of these interconnects, we propose approximate pattern matching to predict future interconnect traffic from past observations. Compared to past prediction techniques such as Markov model (MM) and history table (HT), our proposed technique reduces average prediction error to 2.66% from 7.11% and 3.83% for MM and HT, respectively.
引用
收藏
页码:357 / 358
页数:2
相关论文
共 50 条
  • [31] A Convolutional Code for On-chip Interconnect Crosstalk Reduction
    Courtay, Antoine
    Boutillon, Emmanuel
    Laurent, Johann
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 145 - 148
  • [32] TrafficLite: A Configurable On-Chip Interconnect Router Microarchitecture
    Xie Bin
    Fu Weiwei
    Chen Tian-zhou
    2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, : 501 - 508
  • [33] Packetized on-chip interconnect communication analysis for MPSoC
    Ye, TT
    Benini, L
    De Micheli, G
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 344 - 349
  • [34] Global interconnect optimization in the presence of on-chip inductance
    Roy, Abinash
    Chowdhury, Masud H.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 885 - 888
  • [35] Wave-pipelined on-chip global interconnect
    Zhang, Lizheng
    Hu, Yuhen
    Chen, Charlie Chung-Ping
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 127 - 132
  • [36] On-chip interconnect lines with patterned ground shields
    Lowther, R
    Lee, SG
    IEEE MICROWAVE AND GUIDED WAVE LETTERS, 2000, 10 (02): : 49 - 51
  • [37] Transition Skew Coding for global on-chip interconnect
    Akl, Charbel J.
    Bayoumi, Magdy A.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (08) : 1091 - 1096
  • [38] On-chip transmission line interconnect for SiCMOS LSI
    Masu, K
    Okada, K
    Ito, H
    2006 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS, DIGEST OF PAPERS, 2006, : 353 - +
  • [39] On-chip dipoles in CMOS for wireless interconnect application
    Jiang, Liang
    Yin, Wen-Yan
    Mao, Junfa
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2008, 50 (09) : 2446 - 2449
  • [40] Predictions of CMOS compatible on-chip optical interconnect
    Chen, Guoqing
    Chen, Hui
    Haurylau, Mikhail
    Nelson, Nicholas A.
    Albonesi, David H.
    Fauchet, Philippe M.
    Friedman, Eby G.
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (04) : 434 - 446