The new architecture for high performance signal processing system

被引：0
|
作者：
He, B [1 ]
Wang, XN [1 ]
机构：
[1] Beijing Univ Chem Technol, Sch Informat Sci, Beijing 100029, Peoples R China
来源：
2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3 | 2004年
关键词：
VLSI; FPGA; RapidIO protocol and signal processing;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Based on the RapidIO protocol, the new architecture, which is based on the peer-to-peer, for high performance multi-DSP (Digital Signal Processor) signal processing system is introduced. The new architecture has advantages in expansibility, performance and cost, etc. The overall system is composed of many DSPs and many FPGAs (Field Programmable Gate Array). The FPGA is a network co-processor, which is used to connect multi-DSP The FPGA implementation of the network co-processor is discussed in detail and the system performance is also given.
引用
收藏
页码：511 / 514
页数：4
相关论文
共 50 条
  • [31] A new algorithm for power system signal processing
    Yang, JZ
    Liu, CW
    2004 IEEE POWER ENGINEERING SOCIETY GENERAL MEETING, VOLS 1 AND 2, 2004, : 358 - 361
  • [32] High speed and high performance signal processing for nuclear electronics
    Bigongiari, A
    Brigati, S
    Caiulo, G
    Franchi, G
    Maloberti, F
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 969 - 972
  • [33] Hardware design of a high performance multi-channel high speed signal acquisition and processing system
    Wu Qiang
    Bai Yangong
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV, 2007, : 773 - 776
  • [34] An architecture for distributed high performance video processing in the cloud
    WebMedia, Globo.com, Rio de Janeiro, Brazil
    不详
    Proc. - IEEE Int. Conf. Cloud Comput., CLOUD, 1600, (482-489):
  • [35] High-performance VLSI architecture for video processing
    Navarro, H
    Montiel-Nelson, JA
    Sosa, J
    García, JC
    Sarmiento, R
    Nooshabadi, S
    VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 175 - 186
  • [36] A HIGH-PERFORMANCE RECONFIGURABLE PARALLEL PROCESSING ARCHITECTURE
    SHIVELY, RR
    MORGAN, EB
    COPLEY, TW
    GORIN, AL
    PROCEEDINGS : SUPERCOMPUTING 89, 1989, : 505 - 509
  • [37] High-performance architecture for digital transform processing
    Mora, H.
    Signes-Pont, M. T.
    Jimeno-Morenilla, A.
    Sanchez-Romero, J. L.
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (03): : 1336 - 1349
  • [38] High-performance architecture for digital transform processing
    H. Mora
    M. T. Signes-Pont
    A. Jimeno-Morenilla
    J. L. Sánchez-Romero
    The Journal of Supercomputing, 2019, 75 : 1336 - 1349
  • [39] Performance optimization algorithm of radar signal processing system
    Xiang Li
    Jinsong Du
    Cluster Computing, 2017, 20 : 359 - 370
  • [40] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing on multi-FPGA platforms
    Voigt, Sven-Ole
    Teufel, Thomas
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 633 - 637
12345