The new architecture for high performance signal processing system

被引：0
|
作者：
He, B [1 ]
Wang, XN [1 ]
机构：
[1] Beijing Univ Chem Technol, Sch Informat Sci, Beijing 100029, Peoples R China
来源：
2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3 | 2004年
关键词：
VLSI; FPGA; RapidIO protocol and signal processing;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Based on the RapidIO protocol, the new architecture, which is based on the peer-to-peer, for high performance multi-DSP (Digital Signal Processor) signal processing system is introduced. The new architecture has advantages in expansibility, performance and cost, etc. The overall system is composed of many DSPs and many FPGAs (Field Programmable Gate Array). The FPGA is a network co-processor, which is used to connect multi-DSP The FPGA implementation of the network co-processor is discussed in detail and the system performance is also given.
引用
收藏
页码：511 / 514
页数：4
相关论文
共 50 条
  • [21] Progress in a novel architecture for high performance processing
    Zhang, Zhiwei
    Liu, Meng
    Liu, Zijun
    Du, Xueliang
    Xie, Shaolin
    Ma, Hong
    Ding, Guangxin
    Ren, Weili
    Zhou, Fabiao
    Sun, Wenqin
    Wang, Huijuan
    Wang, Donglin
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2018, 57 (04)
  • [22] REALTIME DIGITAL SIGNAL-PROCESSING SYSTEM USING A PARALLEL PROCESSING ARCHITECTURE
    CHING, PC
    WU, SW
    MICROPROCESSORS AND MICROSYSTEMS, 1989, 13 (10) : 653 - 658
  • [23] Performance evaluation system of signal processing algorithms
    Huang, SK
    Li, LJ
    Chen, BG
    Wang, ZY
    VISUALIZATION AND OPTIMIZATION TECHNIQUES, 2001, 4553 : 185 - 190
  • [24] Smart System Architecture for Sensors with Integrated Signal Processing and AI
    Lammel, Gerhard
    Dorsch, Rainer
    Giesselmann, Timo
    Goldeck, Jens
    Hahn, Jochen
    Hasan, Nouman Naim
    Meier, Juergen
    Gandhi, Kaustubh
    2021 SMART SYSTEMS INTEGRATION (SSI), 2021,
  • [25] Scalable hardware and software architecture for radar signal processing system
    Nalecz, M
    Kulpa, K
    Piatek, A
    Wojdolowicz, G
    RADAR 97, 1997, (449): : 720 - 724
  • [26] Signal processing platform: A tool chain for designing high performance signal processing applications
    Neema, S
    Bapty, T
    Scott, J
    Eames, B
    Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 302 - 307
  • [27] The VEGA moderately parallel MIMD, moderately parallel SIMD, architecture for high performance array signal processing
    Taveniku, M
    Ahlander, A
    Jonsson, M
    Svensson, B
    FIRST MERGED INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM & SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, 1998, : 226 - 232
  • [28] Out-of-Order Processing: A New Architecture for High-Performance Stream Systems
    Li, Jin
    Tufte, Kristin
    Shkapenyuk, Vladislav
    Papadimos, Vassilis
    Johnson, Theodore
    Maier, David
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2008, 1 (01): : 274 - 288
  • [29] VLSI photonic ring multicomputer interconnect: Architecture and signal processing performance
    Chamberlain, R
    Franklin, M
    Krishnamurthy, P
    Mahajan, A
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 40 (01): : 57 - 72
  • [30] VLSI Photonic Ring Multicomputer Interconnect: Architecture and Signal Processing Performance
    Roger Chamberlain
    Mark Franklin
    Praveen Krishnamurthy
    Abhijit Mahajan
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 40 : 57 - 72
12345