The new architecture for high performance signal processing system

被引：0
|
作者：
He, B [1 ]
Wang, XN [1 ]
机构：
[1] Beijing Univ Chem Technol, Sch Informat Sci, Beijing 100029, Peoples R China
来源：
2004 7TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS 1-3 | 2004年
关键词：
VLSI; FPGA; RapidIO protocol and signal processing;
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
Based on the RapidIO protocol, the new architecture, which is based on the peer-to-peer, for high performance multi-DSP (Digital Signal Processor) signal processing system is introduced. The new architecture has advantages in expansibility, performance and cost, etc. The overall system is composed of many DSPs and many FPGAs (Field Programmable Gate Array). The FPGA is a network co-processor, which is used to connect multi-DSP The FPGA implementation of the network co-processor is discussed in detail and the system performance is also given.
引用
收藏
页码：511 / 514
页数：4
相关论文
共 50 条
  • [1] A dependable high performance wafer scale architecture for embedded signal processing
    Linderman, RW
    Kohler, RLR
    Linderman, MH
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (01) : 125 - 128
  • [2] Performance of a new signal processing system for a detector array
    Kimura, Atsushi
    Koizumi, Mitsuo
    Toh, Yosuke
    Osa, Akihiko
    Oshima, Masumi
    Arai, Yasuo
    Sagara, Masahiro
    Iri, Shinichi
    Kobayashi, Hirotsugu
    Maeda, Daisuke
    Hirayama, Tadashi
    Suzuki, Yasuhiro
    2005 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2005, : 570 - 574
  • [3] Dynamically reconfigurable dataflow architecture for high-performance digital signal processing
    Voigt, S.
    Baesler, M.
    Teufel, T.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (11) : 561 - 576
  • [4] A novel switch architecture for high-performance computing and signal processing networks
    Sukhtankar, S
    Hecht, D
    Rosen, W
    THIRD IEEE INTERNATIONAL SYMPOSIUM ON NETWORK COMPUTING AND APPLICATIONS, PROCEEDINGS, 2004, : 215 - 222
  • [5] Two-level reconfigurable architecture for high-performance signal processing
    Johnsson, D
    Bengtsson, J
    Svensson, B
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 177 - 183
  • [6] Multiprocessor system development for high performance signal processing applications
    Pauer, EK
    8TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1997, : 107 - 114
  • [7] The LOFAR Telescope: System Architecture and Signal Processing
    de Vos, Marco
    Gunst, Andre W.
    Nijboer, Ronald
    PROCEEDINGS OF THE IEEE, 2009, 97 (08) : 1431 - 1437
  • [8] A high-performance multi-purpose DSP architecture for signal processing research
    Morrison, SA
    Parks, JS
    Gugel, KS
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 601 - 604
  • [9] Evolution of a high-performance PC architecture data processing system
    Turri, M
    DASIA 99: DATA SYSTEMS IN AEROSPACE, 1999, 447 : 73 - 78
  • [10] Research of Crossbar Switch of High Performance Network of Signal Processing System
    何宾
    韩月秋
    Journal of Beijing Institute of Technology(English Edition), 2006, (01) : 85 - 90
12345