Adaptive decision-feedback equalization for band-limited high-speed serial links

被引：2
|
作者：
Neurohr, N [1 ]
Schoebinger, M [1 ]
Prete, E [1 ]
Sanders, A [1 ]
机构：
[1] Infineon Technol AG, D-81609 Munich, Germany
来源：
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年
关键词：
D O I：
10.1109/ISCAS.2005.1464740
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A high-speed I/O cell comprising a mixed-signal 8-tap decision-feedback equalizer (DFE) with direct cancellation of the first post-cursor inter-symbol interference (ISI) has been implemented in 0.13-mu m CMOS technology. Based on a joint optimization of algorithms and architecture a low-complexity architecture has been chosen with respect to a compromise between ISI reduction and implementation complexity. The I/O cell dissipates only 86 mW at the target rate of 6.4 Gbps. It is the core of a high-speed I/O link with adaptive receiver equalization. Due to the residual ISI the adaptation algorithm has to be modified. The concept has been analyzed by system simulations and verified by measurements of the implemented I/O link.
引用
收藏
页码：924 / 927
页数：4
相关论文
共 50 条
  • [21] Jitter in high-speed serial and parallel links
    Hanumolu, PK
    Casper, B
    Mooney, R
    Wei, GY
    Moon, UK
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 425 - 428
  • [22] Equalization Techniques for High-speed Serial Interconnect Transceivers
    Wang, Hui
    Cheng, Yuhua
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1581 - 1584
  • [23] Optimization of Equalization Architecture for the High-speed Serial Communication
    Zhang, Mingke
    Hu, Qingsheng
    2015 IEEE 9TH INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION (ASID), 2015, : 6 - 9
  • [24] High-speed silicon modulator with band equalization
    Xu, Hao
    Li, Xianyao
    Xiao, Xi
    Zhou, Peiji
    Li, Zhiyong
    Yu, Jinzhong
    Yu, Yude
    OPTICS LETTERS, 2014, 39 (16) : 4839 - 4842
  • [25] A 10Gb/s equalizer with decision feedback for high speed serial links
    Kiaei, Ali
    Matinpour, Babak
    Bahai, Ahmad
    Lee, Thomas H.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 285 - +
  • [26] A new block adaptive filtering algorithm for decision-feedback equalization of multipath fading channels
    Wang, T
    Wang, CL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (10): : 877 - 881
  • [27] Minimum relevant error MIMO decision-feedback equalizer for high-speed wireless data communications
    Wang, CK
    Lee, YM
    2003 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-5: NEW FRONTIERS IN TELECOMMUNICATIONS, 2003, : 2375 - 2379
  • [28] ADAPTIVE DECISION-FEEDBACK EQUALIZATION FOR DIGITAL SATELLITE CHANNELS USING MULTILAYER NEURAL NETWORKS
    CHANG, PR
    WANG, BC
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1995, 13 (02) : 316 - 324
  • [29] A New CDMA Transmitter for High-Speed Serial Links
    Al-Taee, Alaa R.
    Yuan, Fei
    Ye, Andy
    2013 SAUDI INTERNATIONAL ELECTRONICS, COMMUNICATIONS AND PHOTONICS CONFERENCE (SIECPC), 2013,
  • [30] High-speed serial links: Design trends and challenges
    Stojanovic, V
    Fifth International Workshop on System-on-Chip for Real-Time Applications, Proceedings, 2005, : 514 - 514
12345