Chip Package Interaction (CPI) Reliability of Low-k/ULK Interconnect with Lead Free Technology

被引：7
|
作者：
Fu, Lei [1 ]
Su, Michael [1 ]
Anand, Ashok [1 ]
Goh, Edwin [1 ]
Kuechenmeister, Frank [2 ]
机构：
[1] Adv Micro Devices Inc, 5204 E Ben White Blvd, Austin, TX 78741 USA
[2] Globalfounderies, D-01109 Dresden, Germany
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
D O I：
10.1109/ECTC.2010.5490771
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The introduction of low-k/ultra-low-k (ULK) dielectric materials to accommodate the continuous scaling-down of the feature sizes of IC chips to improve the device density and performance of the ultra-large scale integrated (ULSI) circuits represents great silicon and packaging integration challenges due to the weak mechanical properties of interlayer dielectric material (ILD). Implementation of crackstop and improve low-k/ULK mechanical properties are very effective to protect ILD crack propagation and delamination. Finite element analysis (FEA) simulation and Shadow Moire measurements showed higher die stress with lead free bumps. Reflow simulated Shadow Moire measurements show a large warpage change from 150 degrees C to 25 degrees C, good control of the ramp rate is needed. Die warpage releases 50% after 30 days.
引用
收藏
页码：1613 / 1617
页数：5
相关论文
共 50 条
  • [31] Reliability of Cu/low-k wafer level package (WLP)
    Yoon, SW
    Wirtasa, D
    Lim, S
    Ching, JM
    Kripesh, V
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 401 - 405
  • [32] Lead Free Flip Chip Reliability for Various Package Types
    Islam, Nokibul
    Jimarez, Miguel
    Syed, Ahmer
    Hwang, TaeKyeong
    Gim, JaeYun
    Kang, WonJoon
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 609 - +
  • [33] Quantitative projections of reliability and performance for low-k/Cu interconnect systems
    Banerjee, Kaustav
    Mehrotra, Amit
    Hunter, William
    Saraswat, Krishna C.
    Goodson, Kenneth E.
    Wong, S.Simon
    Annual Proceedings - Reliability Physics (Symposium), 2000, : 354 - 358
  • [34] Reliability evaluations of chip interconnect in lead-free solder systems
    Guo, YF
    Lin, JK
    De Silva, A
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 1275 - 1280
  • [35] Reliability challenges accompanied with interconnect downscaling and ultra low-k dielectrics
    Hoofman, RJOM
    Michelon, J
    Bancken, PHL
    Daamen, R
    Verheijden, GJAM
    Arnal, V
    Hinsinger, O
    Gosset, LG
    Humbert, A
    Besling, WFA
    Goldberg, C
    Fox, R
    Michaelson, L
    Guedj, C
    Guillaumond, JF
    Jousseaume, V
    Arnaud, L
    Gravesteijn, DJ
    Torres, J
    Passemard, G
    PROCEEDINGS OF THE IEEE 2005 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2005, : 85 - 87
  • [36] Chip Package Interaction Analysis for Cu/Ultra Low-k Large Die Flip Chip Ball Grid Array
    Uchibori, Chihiro J.
    Lee, Michael
    Zhang, Xeufeng
    Ho, Paul S.
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 87 - +
  • [37] Fast low-k chip technology gets a boost
    Anon
    2001, Reed Business Information (107):
  • [38] Cu/Low-k Interconnect Technology Design and Benchmarking for Future Technology Nodes
    Ceyhan, Ahmet
    Naeemi, Azad
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (12) : 4041 - 4047
  • [39] Fast low-k chip technology gets a boost
    不详
    ELECTRONICS WORLD, 2001, 107 (1787): : 812 - 812
  • [40] Impact of lead free solder materials on board level reliability for low-K WLCSP
    Chen, K. M.
    Ho, K. K.
    Jiang, D. S.
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 243 - +
12345