Chip Package Interaction (CPI) Reliability of Low-k/ULK Interconnect with Lead Free Technology

被引：7
|
作者：
Fu, Lei [1 ]
Su, Michael [1 ]
Anand, Ashok [1 ]
Goh, Edwin [1 ]
Kuechenmeister, Frank [2 ]
机构：
[1] Adv Micro Devices Inc, 5204 E Ben White Blvd, Austin, TX 78741 USA
[2] Globalfounderies, D-01109 Dresden, Germany
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
D O I：
10.1109/ECTC.2010.5490771
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The introduction of low-k/ultra-low-k (ULK) dielectric materials to accommodate the continuous scaling-down of the feature sizes of IC chips to improve the device density and performance of the ultra-large scale integrated (ULSI) circuits represents great silicon and packaging integration challenges due to the weak mechanical properties of interlayer dielectric material (ILD). Implementation of crackstop and improve low-k/ULK mechanical properties are very effective to protect ILD crack propagation and delamination. Finite element analysis (FEA) simulation and Shadow Moire measurements showed higher die stress with lead free bumps. Reflow simulated Shadow Moire measurements show a large warpage change from 150 degrees C to 25 degrees C, good control of the ramp rate is needed. Die warpage releases 50% after 30 days.
引用
收藏
页码：1613 / 1617
页数：5
相关论文
共 50 条
  • [21] A Study on the Chip-Package-Interaction for Advanced Devices with Ultra Low-k Dielectric
    Lee, Seok Won
    Jang, Byoung Wook
    Kim, Jong Kook
    Jung, Yoon Ha
    Kim, Young Bae
    Song, Ho Geon
    Kang, Sa Yoon
    Kang, Young Min
    Lee, Sang Man
    Park, Ki Chul
    Ju, Chi Sun
    Kim, Gun Rae
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1613 - 1617
  • [22] Chip-Package interaction stress analysis and optimization for a 14nm extreme low-k chip of FCCSP package
    Han, Shunfeng
    Li, Dejian
    Feng, Xi
    Guan, Yuan
    Li, Bofu
    Li, Dameng
    Liu, Yunting
    Liu, Fengman
    2022 23RD INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2022,
  • [23] Reliable Integration of Robust Porous Ultra Low-k (ULK) for the Advanced BEOL Interconnect
    Han, Kyu-Hee
    Choi, Seungwook
    Yim, Tae Jin
    Choi, Seunghyuk
    Baek, Jongmin
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [24] Technology reliability qualification of a 65nm CMOS Cu/Low-k BEOL interconnect
    Chen, F.
    Li, B.
    Lee, T.
    Christiansen, C.
    Gill, J.
    Angyal, M.
    Shinosky, M.
    Burke, C.
    Hasting, W.
    Austin, R.
    Sullivan, T.
    Badami, D.
    Aitken, J.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 97 - +
  • [25] Lead-Free Solder Material and Chip Thickness Impact on Board-Level Reliability for Low-K WLCSP
    Chen, K. M.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 340 - 347
  • [26] Backend Low-k TDDB Chip Reliability Simulator
    Bashir, Muhammad
    Kim, Dae Hyun
    Athikulwongse, Krit
    Lim, Sung Kyu
    Milor, Linda
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [27] Crack and Damage Evaluation in Low-k BEoL Stacks under Chip Package Interaction Aspects
    Auersperg, J.
    Vogel, D.
    Lehr, M. U.
    Grillberger, M.
    Michel, B.
    EUROSIME 2009: THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICRO-ELECTRONICS AND MICRO-SYSTEMS, 2009, : 714 - 719
  • [28] Chip-package-interaction Modeling of ultra Low-k/Copper back end of line
    Liu, X. H.
    Shaw, T. M.
    Lane, M. W.
    Liniger, E. G.
    Herbst, B. W.
    Questad, D. L.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 13 - +
  • [29] Low-K Flip Chip Board Level Reliability on 65nm Technology
    Tsao, Pei-Haw
    Kiang, Bill
    Wu, Kenneth
    Chang, Abel
    Yuan, Tsorng-Dih
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 110 - +
  • [30] Impact of low-K wire bond stacked flip chip CSP package material on reliability test
    Lin, Tsung-Shu
    Wang, Chen-hsiao
    Lin, Joe
    Chen, K. M.
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 22 - +
12345