A low voltage current reuse LNA in a 130nm CMOS technology for UWB applications

被引：14
|
作者：
Taris, T. [1 ]
Begueret, J. B. [1 ]
Deval, Y. [1 ]
机构：
[1] Univ Bordeaux 1, IXL Lab, F-33405 Talence, France
来源：
2007 EUROPEAN MICROWAVE CONFERENCE, VOLS 1-4 | 2007年
关键词：
D O I：
10.1109/EUMC.2007.4405391
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A resistive current reuse UWB LNA implemented in a 130 nm CMOS technology is here reported. Covering a 2 to 9 GHz band, the circuit provides an 11.5 dB gain for a 4.45 dB minimum noise figure. Across the frequency band of interest, the NF is kept below 9 dB. The broadband behaviour of the input stage allows achieving a very wide input matching. As well Sit is lower than -12dB from 1 to 14.8GHz while bias current of reuse limits power consumption of the LNA core to 12 mA under 1.4V supply voltage. The chip size is here 0.63mm(2) including pads, thus depicting the lowest silicon area reported in the state of the art for such UWB LNA.
引用
收藏
页码：1105 / 1108
页数：4
相关论文
共 50 条
  • [41] A Multiband 130nm CMOS Low Noise Amplifier for LTE Bands
    Kamsani, Noor Ain
    Thangasamy, Veeraiyah
    Bukhori, Muhammad Faiz
    Shafie, Suhaide
    2015 IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2015, : 106 - 110
  • [42] A Mode-I/Mode-III UWB LNA with Programmable Gain and 20 dB WLAN Blocker Rejection in 130nm CMOS
    Gupta, Subhanshu
    Gangopadhyay, Daibashish
    Allstot, David J.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1093 - 1096
  • [43] Configurable low noise readout front-end for gaseous detectors in 130nm CMOS technology
    Hernandez, Hugo
    Van Noijel, Wilhelmus
    Munhoz, Marcelo
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1058 - 1061
  • [44] A 0.65 V, linearized cascade UWB LNA by application of modified derivative superposition technique in 130 nm CMOS technology
    Maryam Rafati
    Seyed Ruhallah Qasemi
    Parviz Amiri
    Analog Integrated Circuits and Signal Processing, 2019, 99 : 693 - 706
  • [45] A 130nm RFSOI Technology with Switch, LNA, and EDNMOS Devices for Integrated Front-End Module SoC Applications
    Purakh, Raj Verma
    Zhang, Shaoqiang
    Tze, Toh Rui
    Wong, Jen Shuang
    Wei, Gao
    Wai, Chew Kok
    Nair, Rajesh
    Harame, David
    Watts, Josef
    Mckay, Thomas
    PROCEEDINGS OF THE 2015 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC 2015), 2015, : 47 - 50
  • [46] A DC to 6 GHz Balanced Elliptic Low-Pass Filter in CMOS 130nm Technology
    Mahani, Mohammad S.
    Abhari, Ramesh
    2012 IEEE 12TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2012, : 113 - 116
  • [47] A Low Band Cellular Terminal Antenna Impedance Tuner in 130nm CMOS-SOI Technology
    Lindstrand, Jonas
    Vasilev, Ivaylo
    Sjoland, Henrik
    PROCEEDINGS OF THE 40TH EUROPEAN SOLID-STATE CIRCUIT CONFERENCE (ESSCIRC 2014), 2014, : 459 - 462
  • [48] Low Power Consumption based 4T SRAM Cell for CMOS 130nm Technology
    Goyal, Anshul
    Agarwal, Vimal Kumar
    2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 590 - 593
  • [49] Benchmarking of advanced CD-SEMs at the 130nm CMOS technology node
    Bunday, BD
    Bishop, M
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 102 - 115
  • [50] Configurable low noise readout front-end for gaseous detectors in 130nm CMOS technology
    Hernandez, Hugo
    Van Noije, Wilhelmus
    Munhoz, Marcelo
    2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
12345