VLSI Architecture of a High-Performance Neural Spiking Activity Simulator Based on Generalized Volterra Kernel

被引:0
|
作者
Li, Will X. Y. [1 ]
Xin, Yao [1 ]
Song, Dong [2 ]
Berger, Theodore W. [2 ]
Cheung, Ray C. C. [1 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ So Calif, Ctr Neural Engn, Dept Biomed Engn, Los Angeles, CA 90089 USA
关键词
neural spiking activity; neural simulator; field-programmable gate array; neural prosthesis; MODEL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that information is represented and transmitted among neuronal units by a series of all-or-none "neural codes". In neuroinformatics study, this coding process, also termed as "spiking activity", is not straightforward for prediction. It is owing to the high nonlinearity and dynamic property involved in generation of the neuronal spikes. In this paper, a novel generalized Volterra kernel-based neural spiking activity simulator is introduced for prediction of the neural codes in mammalian hippocampal region. High-performance VLSI architecture is established for the simulator based on high-order Volterra kernels involving cross terms. The effectiveness and efficiency of the simulator are proven in experimental settings. This simulator has the potential to serve as a core functional unit in future hippocampal cognitive neural prosthesis.
引用
收藏
页码:272 / 275
页数:4
相关论文
共 50 条
  • [41] High-performance VLSI design for convolution layer of deep learning neural networks
    Zeng J.-L.
    Chen K.-H.
    Wang J.-Y.
    International Journal of Electrical Engineering, 2019, 26 (05): : 195 - 202
  • [42] LiteFlow: Toward High-Performance Adaptive Neural Networks for Kernel Datapath
    Zhang, Junxue
    Zeng, Chaoliang
    Zhang, Hong
    Hu, Shuihai
    Chen, Kai
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2024, 32 (01) : 627 - 642
  • [43] LiteFlow: Towards High-performance Adaptive Neural Networks for Kernel Datapath
    Zhang, Junxue
    Zeng, Chaoliang
    Zhang, Hong
    Hu, Shuihai
    Chen, Kai
    SIGCOMM '22: PROCEEDINGS OF THE 2022 ACM SIGCOMM 2022 CONFERENCE, 2022, : 414 - 427
  • [44] A software architecture based on high-performance middleware
    Xie, JM
    Peng, H
    Yang, DH
    Zhu, ZH
    PROCEEDINGS OF THE 8TH JOINT CONFERENCE ON INFORMATION SCIENCES, VOLS 1-3, 2005, : 261 - 264
  • [45] High-Performance Floating-Point VLSI Architecture of Lifting-Based Forward and Inverse Wavelet Transforms
    Guntoro, Andre
    Momeni, Massoud
    Keil, Hans-Peter
    Glesner, Manfred
    2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 457 - 460
  • [46] High-performance VLSI architecture of multiplierless LMS adaptive filters using distributed arithmetic
    Tsunekawa, Y
    Takahashi, K
    Toyoda, S
    Miura, M
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2001, 84 (05): : 1 - 12
  • [47] A high-performance VLSI architecture for the histogram peak-climbing data clustering algorithm
    Hernandez, OJ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (02) : 111 - 121
  • [48] High-performance VLSI architecture of multiplierless LMS adaptive filters using distributed arithmetic
    Tsunekawa, Yoshitaka
    Takahashi, Kyo
    Toyoda, Shinji
    Miura, Mamoru
    Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 2001, 84 (05): : 1 - 12
  • [49] High performance VLSI architecture for block based visible image watermarking
    Jayanthi, V. E.
    Rajamani, V.
    Karthikeyan, P.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (09) : 1191 - 1206
  • [50] Direct training high-performance deep spiking neural networks: a review of theories and methods
    Zhou, Chenlin
    Zhang, Han
    Yu, Liutao
    Ye, Yumin
    Zhou, Zhaokun
    Huang, Liwei
    Ma, Zhengyu
    Fan, Xiaopeng
    Zhou, Huihui
    Tian, Yonghong
    FRONTIERS IN NEUROSCIENCE, 2024, 18