VLSI Architecture of a High-Performance Neural Spiking Activity Simulator Based on Generalized Volterra Kernel

被引:0
|
作者
Li, Will X. Y. [1 ]
Xin, Yao [1 ]
Song, Dong [2 ]
Berger, Theodore W. [2 ]
Cheung, Ray C. C. [1 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ So Calif, Ctr Neural Engn, Dept Biomed Engn, Los Angeles, CA 90089 USA
关键词
neural spiking activity; neural simulator; field-programmable gate array; neural prosthesis; MODEL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that information is represented and transmitted among neuronal units by a series of all-or-none "neural codes". In neuroinformatics study, this coding process, also termed as "spiking activity", is not straightforward for prediction. It is owing to the high nonlinearity and dynamic property involved in generation of the neuronal spikes. In this paper, a novel generalized Volterra kernel-based neural spiking activity simulator is introduced for prediction of the neural codes in mammalian hippocampal region. High-performance VLSI architecture is established for the simulator based on high-order Volterra kernels involving cross terms. The effectiveness and efficiency of the simulator are proven in experimental settings. This simulator has the potential to serve as a core functional unit in future hippocampal cognitive neural prosthesis.
引用
收藏
页码:272 / 275
页数:4
相关论文
共 50 条
  • [21] A high-performance reconfigurable VLSI architecture for VBSME in H.264
    Cao Wei
    Hou Hui
    Tong Jiarong
    Lai Jinmei
    Min Hao
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (03) : 1338 - 1345
  • [22] A high-performance VLSI architecture for advanced encryption standard (AES) algorithm
    Kosaraju, NM
    Varanasi, M
    Mohanty, SP
    19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 481 - 484
  • [23] A High-Performance VLSI Architecture for Variable Block Size Motion Estimation
    Chi, Hsin-Chou
    Liu, Han-Sheng
    Tseng, Hsi-Che
    2014 IEEE 3RD GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2014, : 123 - 124
  • [24] High-performance VLSI architecture of decision feedback equalizer for gigabit systems
    Lin, Chih-Hsiu
    Wu, An-Yeu
    Li, Fan-Min
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 911 - 915
  • [25] A High-performance VLSI Architecture of the PRESENT Cipher and its Implementations for SoCs
    Pandey, Jai Gopal
    Goel, Tarun
    Nayak, Mausam
    Mitharwal, Chhavi
    Karmakar, Abhijit
    Singh, Raj
    2018 31ST IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2018, : 96 - 101
  • [26] A HIGH-PERFORMANCE SINGLE-CHIP VLSI SIGNAL PROCESSOR ARCHITECTURE
    KANOPOULOS, N
    MARINOS, PN
    LECTURE NOTES IN COMPUTER SCIENCE, 1986, 227 : 166 - 179
  • [27] A high-performance VLSI architecture for reconfigurable FIR using distributed arithmetic
    Mohanty, Basant Kumar
    Meher, Pramod Kumar
    Singhal, Subodh Kumar
    Swamy, M. N. S.
    INTEGRATION-THE VLSI JOURNAL, 2016, 54 : 37 - 46
  • [28] High-Performance Floating-Point VLSI Architecture of a Lifting-Based Wavelet Processor
    Guntoro, Andre
    Momeni, Massoud
    Keil, Hans-Peter
    Glesner, Manfred
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 35 - 38
  • [29] EDEN: A High-Performance, General-Purpose, NeuroML-Based Neural Simulator
    Panagiotou, Sotirios
    Sidiropoulos, Harry
    Soudris, Dimitrios
    Negrello, Mario
    Strydis, Christos
    FRONTIERS IN NEUROINFORMATICS, 2022, 16
  • [30] A high-performance VLSI architecture for CABAC decoding in H.264/AVC
    Li Bingbo
    Zhang Ding
    Fang Jian
    Wang Lianghao
    Zhang Ming
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 790 - 793