VLSI Architecture of a High-Performance Neural Spiking Activity Simulator Based on Generalized Volterra Kernel

被引:0
|
作者
Li, Will X. Y. [1 ]
Xin, Yao [1 ]
Song, Dong [2 ]
Berger, Theodore W. [2 ]
Cheung, Ray C. C. [1 ]
机构
[1] City Univ Hong Kong, Dept Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ So Calif, Ctr Neural Engn, Dept Biomed Engn, Los Angeles, CA 90089 USA
关键词
neural spiking activity; neural simulator; field-programmable gate array; neural prosthesis; MODEL;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that information is represented and transmitted among neuronal units by a series of all-or-none "neural codes". In neuroinformatics study, this coding process, also termed as "spiking activity", is not straightforward for prediction. It is owing to the high nonlinearity and dynamic property involved in generation of the neuronal spikes. In this paper, a novel generalized Volterra kernel-based neural spiking activity simulator is introduced for prediction of the neural codes in mammalian hippocampal region. High-performance VLSI architecture is established for the simulator based on high-order Volterra kernels involving cross terms. The effectiveness and efficiency of the simulator are proven in experimental settings. This simulator has the potential to serve as a core functional unit in future hippocampal cognitive neural prosthesis.
引用
收藏
页码:272 / 275
页数:4
相关论文
共 50 条
  • [31] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong (National Key Lab of Integrated Service Networks
    Journal of Electronics(China), 2006, (01) : 89 - 93
  • [32] A High-performance and Area-efficient VLSI Architecture for the PRESENT Lightweight Cipher
    Pandey, Jai Gopal
    Goel, Tarun
    Karmakar, Abhijit
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 392 - 397
  • [33] High-Performance VLSI Architecture for the Microsoft®HD Photo Image Compression Algorithm
    Hernandez, Orlando
    Apgar, Graham
    IMCIC 2010: INTERNATIONAL MULTI-CONFERENCE ON COMPLEXITY, INFORMATICS AND CYBERNETICS, VOL II, 2010, : 185 - 190
  • [34] Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication
    Kuang, Shiann-Rong
    Wu, Kun-Yi
    Lu, Ren-Yao
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 434 - 443
  • [35] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong National Key Lab of Integrated Service Networks Xidian University Xian China School of Computer Xidian University Xian China
    JournalofElectronics, 2006, (01) : 89 - 93
  • [36] High-Performance Spiking Neural Net Accelerators for Embedded Computer Vision Applications
    Kim, Jung Kuk
    Knag, Phil
    Chen, Thomas
    Liu, Chester
    Lee, Ching-En
    Zhang, Zhengya
    2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
  • [37] Direct training high-performance spiking neural networks for object recognition and detection
    Zhang, Hong
    Li, Yang
    He, Bin
    Fan, Xiongfei
    Wang, Yue
    Zhang, Yu
    FRONTIERS IN NEUROSCIENCE, 2023, 17
  • [38] Spatio-Temporal Backpropagation for Training High-Performance Spiking Neural Networks
    Wu, Yujie
    Deng, Lei
    Li, Guoqi
    Zhu, Jun
    Shi, Luping
    FRONTIERS IN NEUROSCIENCE, 2018, 12
  • [39] High-performance deep spiking neural networks with 0.3 spikes per neuron
    Stanojevic, Ana
    Wozniak, Stanislaw
    Bellec, Guillaume
    Cherubini, Giovanni
    Pantazi, Angeliki
    Gerstner, Wulfram
    NATURE COMMUNICATIONS, 2024, 15 (01)
  • [40] Gated Attention Coding for Training High-Performance and Efficient Spiking Neural Networks
    Qiu, Xuerui
    Zhu, Rui-Jie
    Chou, Yuhong
    Wang, Zhaorui
    Deng, Liang-Jian
    Li, Guoqi
    THIRTY-EIGHTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL 38 NO 1, 2024, : 601 - 610