The STeTSiMS STT-RAM Simulation and Modeling System

被引:0
|
作者
Smullen, Clinton W. [1 ]
Nigam, Anurag [2 ]
Gurumurthi, Sudhanva [1 ]
Stan, Mircea R. [2 ]
机构
[1] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA
[2] Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA 22903 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is growing interest in emerging non-volatile memory technologies such as Phase-Change Memory, Memristors, and Spin-Transfer Torque RAM (STT-RAM). STT-RAM, in particular, is experiencing rapid development that can be difficult for memory systems researchers to take advantage of. What is needed are techniques that enable designers to explore the potential of recent STT-RAM designs and adjust the performance without needing a detailed understanding of the physics. In this paper, we present the STeTSiMS STT-RAM Simulation and Modeling System to assist memory systems researchers. After providing background on the operation of STT-RAM magnetic tunnel junctions (MTJs), we demonstrate how to fit three different published MTJ models to our model and normalize their characteristics with respect to common metrics. The high-speed switching behavior of the designs is evaluated using macromagnetic simulations. We have also added a first-order model for STT-RAM memory arrays to the CACTI memory modeling tool, which we then use to evaluate the performance, energy consumption, and area for: (i) a high-performance cache, (ii) a high-capacity cache, and (iii) a high-density memory.
引用
收藏
页码:318 / 325
页数:8
相关论文
共 50 条
  • [21] Progressive Scaled STT-RAM for Approximate Computing in Multimedia Applications
    Zeinali, Behzad
    Karsinos, Dimitrios
    Moradi, Farshad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (07) : 938 - 942
  • [22] Latest advances and roadmap for in-plane and perpendicular STT-RAM
    Driskill-Smith A.
    Apalkov D.
    Nikitin V.
    Tang X.
    Watts S.
    Lottis D.
    Moon K.
    Khvalkovskiy A.
    Kawakami R.
    Luo X.
    Ong A.
    Chen E.
    Krounbi M.
    2011 3rd IEEE International Memory Workshop, IMW 2011, 2011,
  • [23] Spin-Hall Assisted STT-RAM Design and Discussion
    Eken, Enes
    Bayram, Ismail
    Zhang, Yaojun
    Yan, Bonan
    Wu, Wenqing
    Li, Hai
    Chen, Yiran
    PROCEEDINGS OF THE 18TH ACM/IEEE SYSTEM LEVEL INTERCONNECT PREDICTION 2016 WORKSHOP (SLIP '16), 2016,
  • [24] Multiple Attempt Write Strategy for Low Energy STT-RAM
    Park, Jaeyoung
    Orshansky, Michael
    2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 163 - 168
  • [25] Persistent and Nonpersistent Error Optimization for STT-RAM Cell Design
    Zhang, Yaojun
    Yan, Bonan
    Wang, Xiaobin
    Chen, Yiran
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (07) : 1181 - 1192
  • [26] Endurance Enhancement of Write-Optimized STT-RAM Caches
    Saraf, Puneet
    Mutyam, Madhu
    MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 101 - 113
  • [27] Restore-Free Mode for MLC STT-RAM Caches
    Qureshi, Muhammad Avais
    Kim, Hyeonggyu
    Kim, Soontae
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (06) : 1465 - 1469
  • [28] Analysis of Read Functioning in STT-RAM Using Adiabatic Technique
    Monicacellus, R.
    Gomathi, P. S.
    Saravanan, S.
    2016 Second International Conference on Science Technology Engineering and Management (ICONSTEM), 2016, : 319 - 325
  • [29] Cache Coherence Enabled Adaptive Refresh for Volatile STT-RAM
    Li, Jianhua
    Shi, Liang
    Li, Qing'an
    Xue, Chun Jason
    Chen, Yiran
    Xu, Yinlong
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1247 - 1250
  • [30] Modeling of Biaxial Magnetic Tunneling Junction for Multi-level Cell STT-RAM Realization
    Eken, Enes
    Bayram, Ismail
    Li, Hai
    Chen, Yiran
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 375 - 380