共 50 条
- [22] Latest advances and roadmap for in-plane and perpendicular STT-RAM 2011 3rd IEEE International Memory Workshop, IMW 2011, 2011,
- [23] Spin-Hall Assisted STT-RAM Design and Discussion PROCEEDINGS OF THE 18TH ACM/IEEE SYSTEM LEVEL INTERCONNECT PREDICTION 2016 WORKSHOP (SLIP '16), 2016,
- [24] Multiple Attempt Write Strategy for Low Energy STT-RAM 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 163 - 168
- [26] Endurance Enhancement of Write-Optimized STT-RAM Caches MEMSYS 2019: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2019, : 101 - 113
- [28] Analysis of Read Functioning in STT-RAM Using Adiabatic Technique 2016 Second International Conference on Science Technology Engineering and Management (ICONSTEM), 2016, : 319 - 325
- [29] Cache Coherence Enabled Adaptive Refresh for Volatile STT-RAM DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1247 - 1250
- [30] Modeling of Biaxial Magnetic Tunneling Junction for Multi-level Cell STT-RAM Realization 2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 375 - 380