The STeTSiMS STT-RAM Simulation and Modeling System

被引:0
|
作者
Smullen, Clinton W. [1 ]
Nigam, Anurag [2 ]
Gurumurthi, Sudhanva [1 ]
Stan, Mircea R. [2 ]
机构
[1] Univ Virginia, Dept Comp Sci, Charlottesville, VA 22903 USA
[2] Univ Virginia, Dept Elect & Comp Engn, Charlottesville, VA 22903 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
There is growing interest in emerging non-volatile memory technologies such as Phase-Change Memory, Memristors, and Spin-Transfer Torque RAM (STT-RAM). STT-RAM, in particular, is experiencing rapid development that can be difficult for memory systems researchers to take advantage of. What is needed are techniques that enable designers to explore the potential of recent STT-RAM designs and adjust the performance without needing a detailed understanding of the physics. In this paper, we present the STeTSiMS STT-RAM Simulation and Modeling System to assist memory systems researchers. After providing background on the operation of STT-RAM magnetic tunnel junctions (MTJs), we demonstrate how to fit three different published MTJ models to our model and normalize their characteristics with respect to common metrics. The high-speed switching behavior of the designs is evaluated using macromagnetic simulations. We have also added a first-order model for STT-RAM memory arrays to the CACTI memory modeling tool, which we then use to evaluate the performance, energy consumption, and area for: (i) a high-performance cache, (ii) a high-capacity cache, and (iii) a high-density memory.
引用
收藏
页码:318 / 325
页数:8
相关论文
共 50 条
  • [1] Modeling STT-RAM Fabrication Cost and Impacts in NVSim
    Bayram, Ismail
    Eken, Enes
    Kline, Donald
    Parshook, Nikolas
    Chen, Yiran
    Jones, Alex K.
    2016 SEVENTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2016,
  • [2] Promoting MLC STT-RAM For the Future Persistent Memory System
    Chen, Xunchao
    Wang, Jun
    Zhou, Jian
    2017 IEEE 15TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 15TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 3RD INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS(DASC/PICOM/DATACOM/CYBERSCI, 2017, : 1180 - 1185
  • [3] Enhancing the Lifetime of STT-RAM by IFTRP
    Priya, Bhukya Krishna
    Naick, Bhukya Krishna
    Ramasubramanian, N.
    ENGINEERING RESEARCH EXPRESS, 2024, 6 (04):
  • [4] Unleashing the Potential of MLC STT-RAM Caches
    Bi, Xiuyuan
    Mao, Mengjie
    Wang, Danghui
    Li, Hai
    2013 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2013, : 429 - 436
  • [5] ENHANCING THE RELIABILITY OF STT-RAM THROUGH CIRCUIT AND SYSTEM LEVEL TECHNIQUES
    Emre, Yunus
    Yang, Chengen
    Sutaria, Ketul
    Cao, Yu
    Chakrabarti, Chaitali
    2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 125 - 130
  • [6] Architecture Design with STT-RAM: Opportunities and Challenges
    Chi, Ping
    Li, Shuangchen
    Cheng, Yuanqing
    Lu, Yu
    Kang, Seung H.
    Xie, Yuan
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 109 - 114
  • [7] Exploring Applications of STT-RAM in GPU Architectures
    Liu, Xiaoxiao
    Mao, Mengjie
    Bi, Xiuyuan
    Li, Hai
    Chen, Yiran
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (01) : 238 - 249
  • [8] A Heterogeneous Design Methodology for STT-RAM Memory System of Mobile SoC
    Lv, Minjie
    Sun, Hongbin
    Min, Tai
    Zhang, Tong
    Zheng, Nanning
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 1163 - 1165
  • [9] Synthesis and Analysis of STT-RAM Switching Characteristics
    Moin, Abdul Kadeer
    Sulochana, V
    Anurag
    2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 606 - 610
  • [10] Process Variation Aware STT-RAM simulation Tool: NVSim-VXs
    2017 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2017,