An approach to the design of PFSCL gates

被引：11

作者：

Alioto, M ^{[1
]}

Fort, A ^{[1
]}

Pancioni, L ^{[1
]}

Rocchi, S ^{[1
]}

Vignoli, V ^{[1
]}

机构：

[1] Univ Siena, Dipartimento Ingn Informaz, I-53100 Siena, Italy

来源：

2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/ISCAS.2005.1465118

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, design strategies for PFSCL logic gates are discussed. Criteria to size transistors' aspect ratios and bias currents are derived as a function of requirements on the noise margin and the power-delay trade-off, which are analytically modeled. The design criteria are also discussed in cases which are of practical interest, i.e. when a high speed or an optimum balance with power dissipation is required. The proposed design strategies are simple enough to be used in pencil-and-paper calculations. The theoretical results are validated through simulations on a 0.18-mu m CMOS process.

引用

页码：2437 / 2440

页数：4

共 50 条

[41] Design considerations for complementary nanoelectromechanical logic gates
Akarvardar, K.
Elata, D.
Parsa, R.
Wan, G. C.
Yoo, K.
Provine, J.
Peurnans, P.
Howe, R. T.
Wong, H-S. P.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 299 - 302
[42] THE DESIGN OF THE ROYAL GATES AT MEGIDDO, HAZOR, AND GEZER
MILSON, D
ZEITSCHRIFT DES DEUTSCHEN PALASTINA-VEREINS, 1986, 102 : 87 - 92
[43] A DESIGN CRITERION FOR DYNAMIC STABILITY OF TAINTER GATES
ISHII, N
NAUDASCHER, E
JOURNAL OF FLUIDS AND STRUCTURES, 1992, 6 (01) : 67 - 84
[44] NOVEL TERNARY LOGIC GATES DESIGN IN NANOELECTRONICS
Etezadi, Sajjad
Hosseini, Seied Ali
ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2019, 17 (03) : 294 - 305
[45] Design Methodology for Stateful Memristive Logic Gates
Wald, Nimrod
Kvatinsky, Shahar
2016 IEEE INTERNATIONAL CONFERENCE ON THE SCIENCE OF ELECTRICAL ENGINEERING (ICSEE), 2016,
[46] Design and simulation of electrostatic NEMS logic gates
Pandiyan, P.
Uma, G.
Umapathy, M.
COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2018, 37 (01) : 2 - 28
[47] DESIGN AND MODEL TESTING OF THE THAMES BARRIER GATES
TAPPIN, RGR
DOWLING, PJ
CLARK, PJ
STRUCTURAL ENGINEER-PART A, 1984, 62 (04): : 115 - 124
[48] Design and Operation of Microelectrochemical Gates and Integrated Circuits
Chang, Byoung-Yong
Crooks, John A.
Chow, Kwok-Fan
Mavre, Francois
Crooks, Richard M.
JOURNAL OF THE AMERICAN CHEMICAL SOCIETY, 2010, 132 (43) : 15404 - 15409
[49] Charge Sharing Aware NCL Gates Design
Morcira, Matheus T.
Oliveira, Bruno S.
Moraes, Fernando G.
Calazans, Ney L., V
PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 212 - 217
[50] Design Of All Optical Reversible Logic Gates
Bordoloi, Kuki
Theresal, T.
Prince, Shanthi
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,

← 1 2 3 4 5 →