Impact of source/drain tie on a 30 nm bottom gate MOSFETs

被引：0

作者：

Lin, Jyi-Tsong ^{[1
]}

Lin, Jeng-Da ^{[1
]}

Shiang-Shi, Kang ^{[1
]}

Huang, Hau-Yuan ^{[1
]}

Kao, Kung-Kai ^{[1
]}

Eng, Yi-Chuen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept EE, Kaohsiung, Taiwan

来源：

EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a non-classical architecture called the bottom gate MOSFET with source/drain tie (S/D-tied BG) to achieve enhanced device reliability. According to the 2-D numerical simulation, the proposed structure can effectively reduce the effects of self-heating because of its source/drain-tied scheme, resulting in improved thermal stability. In addition, S/D-tied BG MOSFET not only diminishes short-channel effects but also decreases source/drain series resistance, which is the major advantage over the conventional ultra-thin SOI.

引用

页码：585 / 588

页数：4

共 50 条

[41] Source/drain optimization of underlapped lightly doped nanoscale double-gate MOSFETs
Tassis, D. H.
Tsormpatzoglou, A.
Dimitriadis, C. A.
Ghibaudo, G.
Pananakakis, G.
Collaert, N.
MICROELECTRONIC ENGINEERING, 2010, 87 (11) : 2353 - 2357
[42] Fabrication and process simulation of SOI MOSFETs with a 30-nm gate length
Cho, WJ
Yang, JH
Im, K
Oh, J
Lee, S
Parr, K
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2003, 43 (05) : 892 - 897
[43] Modeling of the Impact of Source/Drain regions on Short Channel Effects in MOSFETs
Dutta, T.
Rafhay, Q.
Pananakakis, G.
Ghibaudo, G.
2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 69 - 72
[44] Transistor operations in 30-nm-gate-length EJ-MOSFETs
Kawaura, H
Sakamoto, T
Baba, T
Ochiai, Y
Fujita, J
Matsui, S
Sone, J
55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, : 14 - 15
[45] Impact of Source/Drain Contact and Gate Finger Spacing on the RF Reliability of 45-nm RF nMOSFETs
Arora, Rajan
Seth, Sachin
Poh, John Chung Hang
Cressler, John D.
Sutton, Akil K.
Nayfeh, Hasan M.
Rosa, Giuseppe L.
Freeman, Greg
2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
[46] A Impact of Block Oxide on 50 nm Gate Length Planar MOSFETs
Lin, Jyi-Tsong
Eng, Yi-Chuen
Lee, Tai-Yi
Lin, Kao-Cheng
Huang, Kuo-Dong
2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 141 - +
[47] SOURCE AND DRAIN RESISTANCE DETERMINATION FOR MOSFETS
SEAVEY, MH
IEEE ELECTRON DEVICE LETTERS, 1984, 5 (11) : 479 - 481
[48] Programmable virtual source/drain MOSFETs
Choi, BY
Lee, YK
Choi, WY
Park, IH
Shin, H
Lee, JD
Park, BG
Kang, ST
Chung, CH
Park, D
ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 229 - 232
[49] The impact of high-k gate dielectric and FIBL on performance of nano DG-MOSFETs with underlapped source/drain regions
Charmi, Morteza
Mashayekhi, Hamid R.
Orouji, Ali A.
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) : 307 - 312
[50] The impact of high-k gate dielectric and FIBL on performance of nano DG-MOSFETs with underlapped source/drain regions
Morteza Charmi
Hamid R. Mashayekhi
Ali A. Orouji
Journal of Computational Electronics, 2014, 13 : 307 - 312

← 1 2 3 4 5 →