Impact of source/drain tie on a 30 nm bottom gate MOSFETs

被引：0

作者：

Lin, Jyi-Tsong ^{[1
]}

Lin, Jeng-Da ^{[1
]}

Shiang-Shi, Kang ^{[1
]}

Huang, Hau-Yuan ^{[1
]}

Kao, Kung-Kai ^{[1
]}

Eng, Yi-Chuen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept EE, Kaohsiung, Taiwan

来源：

EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a non-classical architecture called the bottom gate MOSFET with source/drain tie (S/D-tied BG) to achieve enhanced device reliability. According to the 2-D numerical simulation, the proposed structure can effectively reduce the effects of self-heating because of its source/drain-tied scheme, resulting in improved thermal stability. In addition, S/D-tied BG MOSFET not only diminishes short-channel effects but also decreases source/drain series resistance, which is the major advantage over the conventional ultra-thin SOI.

引用

页码：585 / 588

页数：4

共 50 条

[21] SIMPLE METHOD TO EXTRACT GATE VOLTAGE DEPENDENT SOURCE DRAIN RESISTANCE IN MOSFETS
LEE, JI
LEE, MB
LEE, YJ
HAN, IK
KANG, KN
PARK, KO
ELECTRONICS LETTERS, 1990, 26 (21) : 1806 - 1807
[22] Impact of gate to source/drain alignment on the static and RF performance of junctionless Si nanowire n-MOSFETs
Han, Qinghua
Liu, Mingshan
Esfeh, Babak Kazemi
Bae, Jin Hee
Raskin, Jean-Pierre
Zhao, Qing-Tai
SOLID-STATE ELECTRONICS, 2020, 169
[23] New Observations in LOD Effect of 45-nm P-MOSFETs With Strained SiGe Source/Drain and Dummy Gate
Cheng, Chung-Yun
Fang, Yean-Kuen
Hsieh, Jang-Cheng
Yang, Sheng-Jier
Sheu, Yi-Ming
Hsia, Harry
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (08) : 1618 - 1623
[24] 20 nm Gate length Schottky MOSFETs with ultra-thin NiSi/epitaxial NiSi2 source/drain
Knoll, L.
Zhao, Q. T.
Luptak, R.
Trellenkamp, S.
Bourdelle, K. K.
Mantl, S.
SOLID-STATE ELECTRONICS, 2012, 71 : 88 - 92
[25] Design of 30 nm FinFETs and Double Gate MOSFETs with Halo Structure
Endoh, Tetsuo
Sakui, Koji
Yasuda, Yukio
IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (05) : 534 - 539
[26] 50 nm MOSFETs with side-gates for induced source/drain extension
Choi, BY
Choi, WY
Lee, JD
Park, BG
ELECTRONICS LETTERS, 2002, 38 (11) : 526 - 527
[27] Investigation of the source/drain asymmetric effects due to gate misalignment in planar double-gate MOSFETs
Yin, CS
Chan, PCH
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (01) : 85 - 90
[28] Damascene metal gate MOSFETs with Co silicided source/drain and high-k gate dielectrics
Matsuo, K
Saito, T
Yagishita, A
Iinuma, T
Murakoshi, A
Nakajima, K
Omoto, S
Suguro, K
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 70 - 71
[29] Gate delay characteristics of a sub-30 nm MOS device with non-overlapping source-drain to gate region
Lee, H
Chang, S
Shin, H
Lee, J
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 937 - 941
[30] Impact of gate-to-source/drain overlap length on 80-nm CMOS circuit performance
Maitra, K
Bhat, N
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (03) : 409 - 414

← 1 2 3 4 5 →