Impact of source/drain tie on a 30 nm bottom gate MOSFETs

被引：0

作者：

Lin, Jyi-Tsong ^{[1
]}

Lin, Jeng-Da ^{[1
]}

Shiang-Shi, Kang ^{[1
]}

Huang, Hau-Yuan ^{[1
]}

Kao, Kung-Kai ^{[1
]}

Eng, Yi-Chuen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept EE, Kaohsiung, Taiwan

来源：

EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a non-classical architecture called the bottom gate MOSFET with source/drain tie (S/D-tied BG) to achieve enhanced device reliability. According to the 2-D numerical simulation, the proposed structure can effectively reduce the effects of self-heating because of its source/drain-tied scheme, resulting in improved thermal stability. In addition, S/D-tied BG MOSFET not only diminishes short-channel effects but also decreases source/drain series resistance, which is the major advantage over the conventional ultra-thin SOI.

引用

页码：585 / 588

页数：4

共 50 条

[31] Impact of temperature variation on noise parameters and HCI degradation of Recessed Source/Drain Junctionless Gate All Around MOSFETs
Kumar, Alok
Gupta, Tarun Kumar
Shrivastava, Bhavana P.
Gupta, Abhinav
MICROELECTRONICS JOURNAL, 2023, 134
[32] High-performance 50-nm-gate-length Schottky-source/drain MOSFETs with dopant-segregation junctions
Kinoshita, A
Tanaka, C
Uchida, K
Koga, J
2005 Symposium on VLSI Technology, Digest of Technical Papers, 2005, : 158 - 159
[33] Direct source-to-drain tunnelling and its impact on the intrinsic parameter fluctuations in nanometre scale double gate MOSFETs
Watling, JR
Asenov, A
Brown, AR
Svizhenko, A
Anantram, MP
NANOTECH 2003, VOL 2, 2003, : 202 - 205
[34] NOVEL SELF-ALIGNED POLYSILICON-GATE MOSFETS WITH POLYSILICON SOURCE AND DRAIN
MORAVVEJFARSHI, MK
GREEN, MA
SOLID-STATE ELECTRONICS, 1987, 30 (10) : 1053 - 1062
[35] Modeling and extraction of gate bias-dependent parasitic source and drain resistances in MOSFETs
Kim, DM
Kim, HC
Kim, HT
SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1707 - 1712
[36] Modeling the Impact of the Trench Depth on the Gate-Drain Capacitance in Power MOSFETs
Alatise, Olayiwola
Parker-Allotey, Nii-Adotei
Jennings, Michael
Mawby, Phil
Kennedy, Ian
Petkos, George
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (09) : 1269 - 1271
[37] New approach for the gate current source-drain partition modeling in advanced MOSFETs
Romanjek, K
Lime, F
Ghibaudo, G
Leroux, C
SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1657 - 1661
[38] Gate Stack and Source/Drain Junction Formations for High-Mobility Ge MOSFETs
Nakashima, Hiroshi
Yamamoto, Keisuke
Yang, Haigui
Wang, Dong
SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 205 - 216
[39] BVDSS (drain to source breakdown voltage) instability in shielded gate trench power MOSFETs
Hao, Jifa
Ghosh, Amartya
Rinehimer, Mark
Yedinak, Joe
Alam, Muhammad A.
2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
[40] Source/drain-tied bottom gate MOSFET for device reliability improvement
Lin, Jeng-Da
Lin, Jyi-Tsong
Lin, Po-Hsieh
Kao, Kung-Kai
Kang, Shiang-Shi
Eng, Yi-Chuen
Tseng, Yi-Ming
2008 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2008, : 499 - 501

← 1 2 3 4 5 →