Characterization of nano-meter scale roughness of CVD silicon and silicon dioxide films for 3-D device integration

被引:0
|
作者
Ilhan, HT [1 ]
Nasrullah, J [1 ]
Linscott, I [1 ]
Tyler, GL [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
D O I
暂无
中图分类号
O69 [应用化学];
学科分类号
081704 ;
摘要
A wavelet-based approach for characterization of surface roughness of thin films of Si and SiO2, describes a local sharp variation in atomic force microscope (AFM) scans as a combination of local Holder exponent and summit decay rate. Increased deposition time, in combination with higher nucleation rate, and etched-back low pressure chemical vapor deposition (LPCVD) films result in increasingly smooth summits and less overall roughness. No roughness dependence on surface cleaning method is observed.
引用
收藏
页码:539 / 542
页数:4
相关论文
共 50 条
  • [31] Energy Release Rate Estimation for Through Silicon Vias in 3-D IC Integration
    Hsieh, Ming-Che
    Wu, Sheng-Tsai
    Wu, Chung-Jung
    Lau, John H.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (01): : 57 - 65
  • [32] 3D AFM Characterization of the Edge Roughness of Silicon High Q Resonators
    Schiavone, P.
    Martin, M.
    Alipour, P.
    Eftekhar, A.
    Yegnanarayanan, S.
    Adibi, A.
    2010 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO) AND QUANTUM ELECTRONICS AND LASER SCIENCE CONFERENCE (QELS), 2010,
  • [33] Fabrication and First Characterization of Silicon-Based Full 3-D Microdosimeters
    Kok, Angela
    Povoli, Marco
    Summanwar, Anand
    Tran, Linh T.
    Petasecca, Marco
    Lerch, Michael L. F.
    Bolst, David
    Guatelli, Susanna
    Rosenfeld, Anatoly B.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2020, 67 (12) : 2490 - 2500
  • [34] Experimental characterization of coaxial through silicon vias for 3D integration
    Adamshick, Stephen
    Coolbaugh, Douglas
    Liehr, Michael
    MICROELECTRONICS JOURNAL, 2015, 46 (05) : 377 - 382
  • [35] Tuning cell adhesion by controlling the roughness and wettability of 3D micro/nano silicon structures
    Ranella, A.
    Barberoglou, M.
    Bakogianni, S.
    Fotakis, C.
    Stratakis, E.
    ACTA BIOMATERIALIA, 2010, 6 (07) : 2711 - 2720
  • [36] Thermal annealing in hydrogen for 3-D profile transformation on silicon-on-insulator and sidewall roughness reduction
    Lee, MCM
    Wu, MC
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (02) : 338 - 343
  • [37] Optimization and Evaluation of Sputtering Barrier/Seed Layer in Through Silicon Via for 3-D Integration
    Tiwei Wei
    Jian Cai
    Qian Wang
    Yang Hu
    Lu Wang
    Ziyu Liu
    Zijian Wu
    Tsinghua Science and Technology, 2014, 19 (02) : 150 - 160
  • [38] Optimization and Evaluation of Sputtering Barrier/Seed Layer in Through Silicon Via for 3-D Integration
    Wei, Tiwei
    Cai, Jian
    Wang, Qian
    Hu, Yang
    Wang, Lu
    Liu, Ziyu
    Wu, Zijian
    TSINGHUA SCIENCE AND TECHNOLOGY, 2014, 19 (02) : 150 - 160
  • [39] Subterranean photonics using SIMOX 3-D sculpting for optoelectronic integration in silicon-on-insulator
    Indukuri, T
    Koonath, P
    Jalali, B
    2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, : 194 - 195
  • [40] Wideband Modeling and Characterization of Differential Through-Silicon Vias for 3-D ICs
    Zhao, Wen-Sheng
    Zheng, Jie
    Liang, Feng
    Xu, Kuiwen
    Chen, Xi
    Wang, Gaofeng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) : 1168 - 1175