Characterization of nano-meter scale roughness of CVD silicon and silicon dioxide films for 3-D device integration

被引：0
|
作者：
Ilhan, HT [1 ]
Nasrullah, J [1 ]
Linscott, I [1 ]
Tyler, GL [1 ]
机构：
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
来源：
2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
O69 [应用化学];
学科分类号：
081704 ;
摘要：
A wavelet-based approach for characterization of surface roughness of thin films of Si and SiO2, describes a local sharp variation in atomic force microscope (AFM) scans as a combination of local Holder exponent and summit decay rate. Increased deposition time, in combination with higher nucleation rate, and etched-back low pressure chemical vapor deposition (LPCVD) films result in increasingly smooth summits and less overall roughness. No roughness dependence on surface cleaning method is observed.
引用
收藏
页码：539 / 542
页数：4
相关论文
共 50 条
  • [21] High density vertical interconnects for 3-D integration of silicon integrated circuits
    Bower, C. A.
    Malta, D.
    Temple, D.
    Robinson, J. E.
    Coffman, P. R.
    Skokan, M. R.
    Welch, T. B.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 399 - +
  • [22] Modeling Annular Through-Silicon Via Pairs in 3-D Integration
    Chen, Aobo
    Liang, Feng
    Wang, Gaofeng
    Wang, Bing-Zhong
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
  • [23] Fabrication and characterization of truly 3-D diffuser/nozzle microstructures in silicon
    Heschel, M
    Mullenborn, M
    Bouwstra, S
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 1997, 6 (01) : 41 - 47
  • [24] SYNTHESIS AND CHARACTERIZATION OF NANO SCALE POROUS SILICON PHOTONIC CRYSTALS FOR OPTICAL DEVICE AND SENSING APPLICATIONS
    Patel, P. N.
    Mishra, V.
    Panchala, A. K.
    JOURNAL OF OPTOELECTRONIC AND BIOMEDICAL MATERIALS, 2012, 4 (01): : 19 - 28
  • [25] Sequential Lateral Solidification of Silicon Thin Films on Cu BEOL-Integrated Wafers for Monolithic 3-D Integration
    Carta, Fabio
    Gates, Stephen M.
    Limanov, Alexander B.
    Im, James S.
    Edelstein, Daniel C.
    Kymissis, Ioannis
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (11) : 3887 - 3891
  • [26] Electrical Modeling and Analysis of Sidewall Roughness of Through Silicon Vias in 3D Integration
    Ehsan, M. Amimul
    Zhou, Zhen
    Yi, Yang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 52 - 56
  • [27] 3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration
    Xiong, Wei
    Dong, Gang
    Wang, Yang
    Zhu, Zhangming
    Yang, Yintang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (08) : 1107 - 1118
  • [28] 3-D silicon Hall device with subsequent magnetic-field components measurement
    Lozanova, S. V.
    Noykov, S. A.
    Ivanov, A. J.
    Velichkov, G. N.
    Roumenin, Ch. S.
    28TH EUROPEAN CONFERENCE ON SOLID-STATE TRANSDUCERS (EUROSENSORS 2014), 2014, 87 : 1107 - 1110
  • [29] Development of Embedded Redistribution Layer-Based Silicon Interposer for 3-D Integration
    Qiu, Yang
    Yue, Shichao
    Moussa, Walied A.
    Mousavi, Pedram
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2018, 8 (03): : 399 - 409
  • [30] Wideband Impedance Model for Coaxial Through-Silicon Vias in 3-D Integration
    Liang, Feng
    Wang, Gaofeng
    Zhao, Deshuang
    Wang, Bing-Zhong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (08) : 2498 - 2504
12345