Process equipment readiness for through-silicon via technologies

被引：1
|
作者：
Ramaswami, Sesh [1 ]
机构：
[1] Appl Mat Inc, Strategy Silicon Syst Grp, Santa Clara, CA 95054 USA
来源：
SOLID STATE TECHNOLOGY | 2010年 / 53卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Leading-edge applications are employing through silicon vias (TSVs) to satisfy the demand for devices to deliver more functionality faster in smaller dimensions, especially as consumer electronics become increasingly complex, compact, and energy efficient. In homogeneous or heterogeneous integration, similar or different chips are stacked top of each other and joined by vertical interconnects. Today, unit processes are ready and integration is well advanced, with "best known methods" for typical interposer, via middle, and via last flows ready for limited pilot production at several locations.
引用
收藏
页码：16 / 17
页数：2
相关论文
共 50 条
  • [41] Integration of high aspect ratio tapered silicon via for through-silicon interconnection
    Ranganathan, N.
    Ebin, Liao
    Linn, Linn
    Vincent, Lee Wen Sheng
    Navas, O. K.
    Kripesh, V.
    Balasubramanian, N.
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 859 - 865
  • [42] Modeling and Characterization of Coaxial Through-Silicon Via With Electrically Floating Inner Silicon
    Zhao, Wen-Sheng
    Zheng, Jie
    Wang, Jing
    Liang, Feng
    Wen, Fei
    Dong, Linxi
    Wang, Dingwen
    Wang, Gaofeng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (06): : 936 - 943
  • [43] Through-Silicon Via Placement With Shuffled Frog Leap Algorithm
    Su, Shaobo
    Li, Huiyun
    Xu, Guoqin
    2014 IEEE INTERNATIONAL CONFERENCE ON ROBOTICS AND BIOMIMETICS IEEE-ROBIO 2014, 2014, : 2036 - 2042
  • [44] High frequency simulation of through-silicon via(TSV) failure
    Yu, Chih-Yu
    Long, Yu-Hao
    Pan, Chung-Long
    Huang, Yu-Jung
    Cheng, Shih-Ting
    Chen, Yu-Wei
    2018 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING (EMAP), 2018,
  • [45] Coupling Capacitance Extraction in Through-Silicon Via (TSV) Arrays
    Ramadan, Tarek
    Yahya, Eslam
    Dessouky, Mohamed
    Ismail, Yehea
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 470 - 473
  • [46] Development of a Through-Silicon Via (TSV) Process Module for Multi-Project Wafer SiGe BiCMOS and Silicon Interposer
    Wietstruck, M.
    Marschmeyer, S.
    Kulse, P.
    Voss, T.
    Lisker, M.
    Krueger, A.
    Wolansky, D.
    Fraschke, M.
    Kaynak, M.
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2267 - 2274
  • [47] Effects of Copper Migration on the Reliability of Through-Silicon Via (TSV)
    Chan, Jiawei Marvin
    Lee, Kheng Chooi
    Tan, Chuan Seng
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (04) : 520 - 528
  • [48] An anisotropic thermal-stress model for through-silicon via
    Liu, Song
    Shan, Guangbao
    JOURNAL OF SEMICONDUCTORS, 2018, 39 (02)
  • [49] An anisotropic thermal-stress model for through-silicon via
    Song Liu
    Guangbao Shan
    Journal of Semiconductors, 2018, 39 (02) : 90 - 94
  • [50] Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)
    Pasupulety, Ujjwal
    Halavar, Bheemappa
    Talawar, Basavaraj
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 688 - 694
12345