Process equipment readiness for through-silicon via technologies

被引：1
|
作者：
Ramaswami, Sesh [1 ]
机构：
[1] Appl Mat Inc, Strategy Silicon Syst Grp, Santa Clara, CA 95054 USA
来源：
SOLID STATE TECHNOLOGY | 2010年 / 53卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Leading-edge applications are employing through silicon vias (TSVs) to satisfy the demand for devices to deliver more functionality faster in smaller dimensions, especially as consumer electronics become increasingly complex, compact, and energy efficient. In homogeneous or heterogeneous integration, similar or different chips are stacked top of each other and joined by vertical interconnects. Today, unit processes are ready and integration is well advanced, with "best known methods" for typical interposer, via middle, and via last flows ready for limited pilot production at several locations.
引用
收藏
页码：16 / 17
页数：2
相关论文
共 50 条
  • [31] Thermomechanical Characteristics of Copper Through-Silicon via Structures
    Song, Ming
    Chen, Li
    Szpunar, Jerzy A.
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2015, 5 (02): : 225 - 231
  • [32] Investigation of Integrated Passive Device with Through-Silicon Via
    Liu, Kai
    Frye, Robert
    Hlaing, MaPhooPwint
    Lee, YongTaek
    Kim, HyunTai
    Kim, Gwang
    Ahn, Billy
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1833 - 1839
  • [33] A review on the mainstream through-silicon via etching methods
    Guo, Haoming
    Cao, Shengbin
    Li, Lei
    Zhang, Xiaofeng
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2022, 137
  • [34] A review on the mainstream through-silicon via etching methods
    Guo, Haoming
    Cao, Shengbin
    Li, Lei
    Zhang, Xiaofeng
    Materials Science in Semiconductor Processing, 2022, 137
  • [35] Through-silicon via-induced strain distribution in silicon interposer
    Vianne, B.
    Richard, M. -I.
    Escoubas, S.
    Labat, S.
    Schuelli, T.
    Chahine, G.
    Fiori, V.
    Thomas, O.
    APPLIED PHYSICS LETTERS, 2015, 106 (14)
  • [36] Statistical Distribution of Through-Silicon via Cu Pumping
    De Messemaeker, Joke
    Roussel, Philippe J.
    Pedreira, Olalla Varela
    Van der Donck, Tom
    Van Huylenbroeck, Stefaan
    Beyne, Eric
    De Wolf, Ingrid
    Stucchi, Michele
    Croes, Kristof
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (03) : 549 - 559
  • [37] New Polymerizing Chemistries for Through-Silicon Via Etching
    Nicoll, William
    Eisenbraun, Eric
    Dussarrat, Christian
    Gupta, Rahul
    Anderson, Curtis
    2012 23RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2012, : 410 - 413
  • [38] Effect of Design Parameters on Thermomechanical Stress in Silicon of Through-Silicon Via
    Hwang, Joo-Sun
    Seo, Seung-Ho
    Lee, Won-Jun
    JOURNAL OF ELECTRONIC PACKAGING, 2016, 138 (03)
  • [39] The Effect of Inhibitors on the Electrochemical Deposition of Copper Through-silicon Via and its CMP Process Optimization
    Lin, Paul-Chang
    Xu, Jin-Hai
    Lu, Hong-Liang
    Zhang, David Wei
    Li, Pei
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (03) : 319 - 325
  • [40] Process Development and Optimization for High-Aspect Ratio Through-Silicon Via (TSV) Etch
    Gopalakrishnan, Kumarapuram
    Peddaiahgari, Anurag
    Smith, Daniel
    Zhang, Dingyou
    England, Luke
    2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 460 - 465
12345