The digital processing unit of the SPICA SAFARI instrument: an FPGA based architecture using the Leon2-FT

被引:2
|
作者
Di Giorgio, Anna M. [1 ]
Nuzzolo, Francesco [1 ]
Biondi, David [1 ]
De Luca, Massimiliano [1 ]
Irelli, Pasquale Cerulli [1 ]
Orfei, Renato [1 ]
Spinoglio, Luigi [1 ]
机构
[1] INAF, Ist Fis Spazio Interplanetario, I-00143 Rome, Italy
关键词
DPU; FPGA; Processor; LEON; SpaceWire;
D O I
10.1117/12.857697
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The Digital Processing Unit (DPU) of the SAFARI instrument on board the SPICA satellite will be the bridge between the Spacecraft Command and Data Management System and the other instrument subsystems. The DPU will implement Telemetry and Telecommand exchange with the spacecraft, commanding and control of the subsystems, instrument health monitoring, scientific data acquisition, compression and formatting. The DPU design has been driven by the requirements for processing power, memory resources and data rates, as well as mass and power budgets. It will be based on a LEON2-FT processor. All the data interfaces will be implemented using the SpaceWire standard protocols. In this paper we provide the present status of the DPU design and describe a prototype board developed to study the performance of the adopted solutions. The prototype board is based on an FPGA where the main DPU processor - a LEON System on Chip - can be implemented. The breadboard provides the memory, connectivity and expandability resources that make it a suitable platform for exploring and evaluating a wide range of HW/SW configurations, as required during the early design phases of the SAFARI DPU. The main characteristics of the proposed processor and of the performed tests are described as well.
引用
收藏
页数:9
相关论文
共 33 条
  • [1] FPGA-BASED DIGITAL PROCESSING UNIT FOR SPICA SAFARI
    Di Giorgio, A. M.
    Irelli, P. Cerulli
    De Luca, M.
    Nuzzolo, F.
    Orfei, R.
    Spinoglio, L.
    SPICA JOINT EUROPEAN/JAPANESE WORKSHOP, 2009,
  • [2] SAFARI Digital Processing Unit: performance analysis of the SpaceWire links in case of a LEON3-FT based CPU
    Giusi, Giovanni
    Liu, Scige J.
    Di Giorgio, Anna M.
    Galli, Emanuele
    Pezzuto, Stefano
    Farina, Maria
    Spinoglio, Luigi
    SPACE TELESCOPES AND INSTRUMENTATION 2014: OPTICAL, INFRARED, AND MILLIMETER WAVE, 2014, 9143
  • [3] The instrument control unit of SPICA SAFARI: a macro-unit to host all the digital control functionalities of the spectrometer
    Di Giorgio, Anna Maria
    Biondi, David
    Saggin, Bortolino
    Shatalina, Irina
    Viterbini, Maurizio
    Giusi, Giovanni
    Liu, Scige J.
    Irelli, Paquale Cerulli
    Van Loon, Dennis
    Cara, Christophe
    SPACE TELESCOPES AND INSTRUMENTATION 2012: OPTICAL, INFRARED, AND MILLIMETER WAVE, 2012, 8442
  • [4] Acquisition and Processing of Chromatic Derivatives using FPGA-based Digital Hardware
    Zhong, Zhaofeng
    Nanthakumar, Pathmapirian
    Field, Gabriel
    Edussooriya, Chamira U. S.
    Ignjatovic, Aleksandar
    Wijenayake, Chamith
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [5] Digital Design and Pipelined Architecture for Reversible Watermarking Based on Difference Expansion using FPGA
    Ghosh, Sudip
    Das, Nachiketa
    Das, Subhajit
    Maity, Santi P.
    Rahaman, Hafizur
    2014 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (ICIT), 2014, : 123 - 128
  • [6] TEACHING AND RESEARCH IN FPGA BASED DIGITAL SIGNAL PROCESSING USING XILINX SYSTEM GENERATOR
    Athar, Shahrukh
    Siddiqi, Muhammad Ali
    Masud, Shahid
    2012 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2012, : 2765 - 2768
  • [7] FPGA - realization of digital PWM controller using Q-format-based signal processing
    Pongiannan, R. K.
    Sathiyanathan, M.
    Vinothkumar, U.
    Junaid, K. A. Mohammed
    Prakash, A.
    Yadaiah, N.
    JOURNAL OF VIBRATION AND CONTROL, 2015, 21 (05) : 938 - 948
  • [8] Implementation of VLSI on Signal Processing-Based Digital Architecture Using AES Algorithm
    Marimuthu, Mohanapriya
    Rajendran, Santhosh
    Radhakrishnan, Reshma
    Rengarajan, Kalpana
    Khurram, Shahzada
    Ahmad, Shafiq
    Sayed, Abdelaty Edrees
    Shafiq, Muhammad
    CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03): : 4729 - 4745
  • [9] FPGA Implementation of processing element unit in CNN accelerator using Modified Booth Multiplier and Wallace Tree Adder on UniWiG Architecture
    Thomas, Bless
    Manuel, Manju
    2022 IEEE INTERNATIONAL POWER AND RENEWABLE ENERGY CONFERENCE, IPRECON, 2022,
  • [10] FPGA based Implementation of pulsed radar with time delay in digital beamforming using partially serial architecture
    Khanna, Rabil
    Mehra, Rajesh
    Chandni
    2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE & COMMUNICATION TECHNOLOGY (CICT), 2017,