The digital processing unit of the SPICA SAFARI instrument: an FPGA based architecture using the Leon2-FT

被引:2
|
作者
Di Giorgio, Anna M. [1 ]
Nuzzolo, Francesco [1 ]
Biondi, David [1 ]
De Luca, Massimiliano [1 ]
Irelli, Pasquale Cerulli [1 ]
Orfei, Renato [1 ]
Spinoglio, Luigi [1 ]
机构
[1] INAF, Ist Fis Spazio Interplanetario, I-00143 Rome, Italy
关键词
DPU; FPGA; Processor; LEON; SpaceWire;
D O I
10.1117/12.857697
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The Digital Processing Unit (DPU) of the SAFARI instrument on board the SPICA satellite will be the bridge between the Spacecraft Command and Data Management System and the other instrument subsystems. The DPU will implement Telemetry and Telecommand exchange with the spacecraft, commanding and control of the subsystems, instrument health monitoring, scientific data acquisition, compression and formatting. The DPU design has been driven by the requirements for processing power, memory resources and data rates, as well as mass and power budgets. It will be based on a LEON2-FT processor. All the data interfaces will be implemented using the SpaceWire standard protocols. In this paper we provide the present status of the DPU design and describe a prototype board developed to study the performance of the adopted solutions. The prototype board is based on an FPGA where the main DPU processor - a LEON System on Chip - can be implemented. The breadboard provides the memory, connectivity and expandability resources that make it a suitable platform for exploring and evaluating a wide range of HW/SW configurations, as required during the early design phases of the SAFARI DPU. The main characteristics of the proposed processor and of the performed tests are described as well.
引用
收藏
页数:9
相关论文
共 33 条
  • [31] Digital Low-Cost FPGA Implementation of Two-Coupled and Grid-Based Network of 2D Artificial Cochlea Using the Hopf Resonator Approach
    Lin, Sen
    Xiang, Songjie
    Chen, Rui
    Li, Liyuan
    Ge, Yisu
    Gao, Xiaoyun
    Daoud, Mohammad Sh.
    Mayet, Abdulilah Mohammad
    Chu, Yanling
    Huang, Yideng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [32] An Efficient High-Speed Lifting Based 1D/2D-DWT VLSI Architecture Using CDF-5/3 Wavelet Transform For Image Processing Applications
    Sushmitha, M.
    Chetan, S.
    Sarkar, Sayantam
    2020 5TH IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS ON ELECTRONICS, INFORMATION, COMMUNICATION & TECHNOLOGY (RTEICT-2020), 2020, : 269 - 274
  • [33] DATA-COLLECTION AND PROCESSING OF OPEN-CIRCUIT POTENTIAL-DECAY MEASUREMENTS USING A DIGITAL OSCILLOSCOPE - DERIVATION OF THE H-CAPACITANCE BEHAVIOR OF H-2-EVOLVING, NI-BASED CATHODES
    CONWAY, BE
    BAI, L
    TESSIER, DF
    JOURNAL OF ELECTROANALYTICAL CHEMISTRY, 1984, 161 (01): : 39 - 49