The digital processing unit of the SPICA SAFARI instrument: an FPGA based architecture using the Leon2-FT

被引:2
|
作者
Di Giorgio, Anna M. [1 ]
Nuzzolo, Francesco [1 ]
Biondi, David [1 ]
De Luca, Massimiliano [1 ]
Irelli, Pasquale Cerulli [1 ]
Orfei, Renato [1 ]
Spinoglio, Luigi [1 ]
机构
[1] INAF, Ist Fis Spazio Interplanetario, I-00143 Rome, Italy
关键词
DPU; FPGA; Processor; LEON; SpaceWire;
D O I
10.1117/12.857697
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The Digital Processing Unit (DPU) of the SAFARI instrument on board the SPICA satellite will be the bridge between the Spacecraft Command and Data Management System and the other instrument subsystems. The DPU will implement Telemetry and Telecommand exchange with the spacecraft, commanding and control of the subsystems, instrument health monitoring, scientific data acquisition, compression and formatting. The DPU design has been driven by the requirements for processing power, memory resources and data rates, as well as mass and power budgets. It will be based on a LEON2-FT processor. All the data interfaces will be implemented using the SpaceWire standard protocols. In this paper we provide the present status of the DPU design and describe a prototype board developed to study the performance of the adopted solutions. The prototype board is based on an FPGA where the main DPU processor - a LEON System on Chip - can be implemented. The breadboard provides the memory, connectivity and expandability resources that make it a suitable platform for exploring and evaluating a wide range of HW/SW configurations, as required during the early design phases of the SAFARI DPU. The main characteristics of the proposed processor and of the performed tests are described as well.
引用
收藏
页数:9
相关论文
共 33 条
  • [21] FPGA-based Implementation of Digital Logic Design using Altera DE2 Board
    Obaid, Zeyad Assi
    Sulaiman, Nasri
    Hamidon, M. N.
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2009, 9 (08): : 186 - 194
  • [22] Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing
    Cardells-Tormo, F
    Molinet, PL
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 209 - 213
  • [23] Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing
    Cardells-Tormo, F
    Molinet, PL
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) : 105 - 109
  • [24] High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA
    Divakara, S. S.
    Patilkulkarni, Sudarshan
    Raj, Cyril Prasanna
    INTERNATIONAL JOURNAL OF WAVELETS MULTIRESOLUTION AND INFORMATION PROCESSING, 2017, 15 (05)
  • [25] Algebraic Integer based 8x8 2-D DCT Architecture for Digital Video Processing
    Madanayake, H. L. P. Arjuna
    Cintra, R. J.
    Onen, D.
    Dimitrov, V. S.
    Bruton, L. T.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1247 - 1250
  • [26] An MPEG2-based digital CATV and VOD system using ATM-PON architecture
    Terada, N
    Ishii, H
    Tachi, T
    Okumura, Y
    Kotera, H
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, 1996, : 522 - 531
  • [27] Digital predistortion for concurrent dual-band transmitter using a 2D-LUT based Hammerstein architecture
    Sheng-Lung Cheng
    Wen-Rong Wu
    Chun-Hsien Peng
    Jen-Yang Liu
    Chen-Jui Hsu
    Paul Liang
    Analog Integrated Circuits and Signal Processing, 2017, 90 : 125 - 136
  • [28] Digital predistortion for concurrent dual-band transmitter using a 2D-LUT based Hammerstein architecture
    Cheng, Sheng-Lung
    Wu, Wen-Rong
    Peng, Chun-Hsien
    Liu, Jen-Yang
    Hsu, Chen-Jui
    Liang, Paul
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 90 (01) : 125 - 136
  • [29] 10.7 Gb/s transmission over 1200 km of standard single-mode fiber by electronic predistortion using FPGA-based real-time digital signal processing
    Watts, Philip M.
    Waegemans, Robert
    Benlachtar, Yannis
    Mikhailov, Vitaly
    Bayvel, Polina
    Killey, Robert I.
    OPTICS EXPRESS, 2008, 16 (16) : 12171 - 12180
  • [30] Using compute unified device architecture-enabled graphic processing unit to accelerate fast Fourier transform-based regression Kriging interpolation on a MODIS land surface temperature image
    Hu, Hongda
    Shu, Hong
    Hu, Zhiyong
    Xu, Jianhui
    JOURNAL OF APPLIED REMOTE SENSING, 2016, 10