Logic verification of very large circuits using shark

被引：9

作者：

Casas, J ^{[1
]}

Yang, H ^{[1
]}

Khaira, M ^{[1
]}

Joshi, M ^{[1
]}

Tetzlaff, T ^{[1
]}

Otto, S ^{[1
]}

Seligman, E ^{[1
]}

机构：

[1] Intel Corp, CAD Labs, Santa Clara, CA 95051 USA

来源：

TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS | 1999年

关键词：

D O I：

10.1109/ICVD.1999.745167

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we will present Shark, a software based logic verification technology that allows high-performance switch-level simulation of multi-million transistor circuits on general-purpose workstations. Shark achieves high-performance simulations on very large circuits through three key technologies: 1) a circuit partitioner based on latch boundary components, design hierarchy driven clustering, and latch/activity load balancing, 2) a high-performance switch-level simulator capable of simulating very large models and run word-parallel simulations, and 3) a simulation backplane that can connect any number of simulators to form, a distributed/parallel simulation environment. Shark has been tested on circuits of up to 15M transistors. On an Intel circuit with about 5M transistors, Shark achieved a simulation throughput of 19 Hz.

引用

页码：310 / 317

页数：8

共 50 条

[31] Generation of very large circuits to benchmark the partitioning of FPGAs
Pistorius, Joachim
Legai, Edmee
Minoux, Michel
Proceedings of the International Symposium on Physical Design, 1999, : 67 - 73
[32] Temporal logic verification using simulation
Fainekos, Georgios E.
Girard, Antoine
Pappas, George J.
FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2006, 4202 : 171 - 186
[33] Optical logic circuits using double controlled logic gate
Chattopadhyay, Tanay
IET OPTOELECTRONICS, 2013, 7 (05) : 99 - 109
[34] Logic Masking for SET Mitigation Using Approximate Logic Circuits
Sanchez-Clemente, A.
Entrena, L.
Garcia-Valderas, M.
Lopez-Ongil, C.
2012 IEEE 18TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2012, : 176 - 181
[35] Approximate Logic Synthesis of Very Large Boolean Networks
Echavarria, Jorge
Wildermann, Stefan
Teich, Juergen
PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1552 - 1557
[36] Design and verification of universal evaluation system for single event effect sensitivity measurement in very-large-scale integrated circuits
Xu, Liewei
Cai, Chang
Liu, Tianqi
Ke, Lingyun
Yu, Jun
Wu, Chang
IEICE ELECTRONICS EXPRESS, 2019, 16 (10)
[37] Automatic verification of implementations of large circuits against HDL specifications
Hoskote, YV
Abraham, JA
Fussell, DS
Moondanos, J
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (03) : 217 - 228
[38] A BDD-based verification method for large synthesized circuits
van Eijk, CAJ
INTEGRATION-THE VLSI JOURNAL, 1997, 23 (02) : 131 - 149
[39] Automatically generated CSP provides verification for occam-derived logic circuits
Peel, RMA
de la Iglesia, DP
PDPTA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2005, : 180 - 186
[40] Time-space modal logic for verification of bit-slice circuits
Hiraishi, H
FOURTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS, 1996, 2644 : 483 - 488

← 1 2 3 4 5 →