共 50 条
- [41] 3D floorplanning with thermal vias 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 876 - +
- [44] Reliability-aware floorplanning for 3D circuits IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 81 - 82
- [45] Distributed Thermal-Aware Task Scheduling for 3D Network-on-Chip 2012 IEEE 30TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2012, : 494 - 495
- [46] Thermal-aware 3D Design for Side-channel Information Leakage PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 520 - 527
- [47] Thermal-aware task mapping for communication energy minimization on 3D NoC IEICE ELECTRONICS EXPRESS, 2017, 14 (22):
- [48] Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [49] Thermal-aware floorplanning considering empty space effect based on genetic algorithms CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (03): : 429 - 434
- [50] Thermal-Aware Floorplanning for Partially-Reconfigurable FPGA-based Systems 2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 920 - 923