共 50 条
- [31] Floorplanning 1024 Cores in a 3D-Stacked Network-on-Chip with Thermal-Aware Redistribution 2010 12TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 2010,
- [32] Thermal-aware Floorplanning and Layout Generation of MOSFET Power Stages 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2269 - 2272
- [33] Thermal-Aware Frequency Scaling for Adaptive Workloads on Heterogeneous MPSoCs 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
- [34] Placement-aware 3D Floorplanning ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1727 - 1730
- [35] Thermal-Aware Task Scheduling for Peak Temperature Minimization under Periodic Constraint for 3D-MPSoCs PROCEEDINGS OF THE 2014 25TH IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2014, : 107 - 113
- [38] Assessment of Thermal-aware Floorplans in a 3D IC for Server Applications IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1036 - 1047
- [39] P* Admissible Thermal-Aware Matrix Floorplanner for 3D ICs 2023 IEEE 36TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE, SOCC, 2023, : 160 - 165
- [40] Thermal-aware 3D Symmetrical Buffered Clock Tree Synthesis 2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 9 - 16