Thermal-Aware Floorplanning for 3D MPSoCs

被引：0
|
作者：
Ayala, Jose L. [1 ]
机构：
[1] Univ Complutense Madrid, E-28040 Madrid, Spain
来源：
IEEE DESIGN & TEST OF COMPUTERS | 2011年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：78 / 78
页数：1
相关论文
共 50 条
  • [21] Thermal-aware Memory System Synthesis for MPSoCs with 3D-stacked Hybrid Memories
    Liu, Chia-Yin
    Chen, Yi-Jung
    Hariyama, Masanori
    PROCEEDINGS OF THE 35TH ANNUAL ACM SYMPOSIUM ON APPLIED COMPUTING (SAC'20), 2020, : 546 - 553
  • [22] 3D thermal-aware floorplanner using a MOEA approximation
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    Hidalgo, J. Ignacio
    INTEGRATION-THE VLSI JOURNAL, 2013, 46 (01) : 10 - 21
  • [23] Thermal-Aware Task Scheduling for 3D Multicore Processors
    Zhou, Xiuyi
    Yang, Jun
    Xu, Yi
    Zhang, Youtao
    Zhao, Jianhua
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2010, 21 (01) : 60 - 71
  • [24] A Thermal-Aware Distribution Method of TSV in 3D IC
    Hou, Ligang
    Fu, Jingyan
    Wang, Jinhui
    Gong, Na
    Zhao, Wei
    Geng, Shuqin
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [25] 3D thermal-aware floorplanner using a MILP approximation
    Cuesta, David
    Risco-Martin, Jose L.
    Ayala, Jose L.
    MICROPROCESSORS AND MICROSYSTEMS, 2012, 36 (05) : 344 - 354
  • [26] Thermal-aware TSV Repair for Electromigration in 3D ICs
    Wang, Shengcheng
    Tahoori, Mehdi B.
    Chakrabarty, Krishnendu
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1291 - 1296
  • [27] Thermal-aware steiner routing for 3D stacked ICs
    Pathak, Mohit
    Lim, Sung Kyu
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 205 - 211
  • [28] Thermal-aware 3D IC placement via transformation
    Cong, Jason
    Luo, Guojie
    Wei, Jie
    Zhang, Yan
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 780 - +
  • [29] Reliability Consideration with Rectangle-and Double-Signal Through Silicon Vias Insertion in 3D Thermal-Aware Floorplanning
    Hsu, Chih-han
    Ruan, Shanq-Jang
    Chen, Ying-Jung
    Kan, Tsang-Chi
    PROCEEDINGS OF THE FOURTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2013), 2013, : 316 - 321
  • [30] A survey of optimization techniques for thermal-aware 3D processors
    Cao, Kun
    Zhou, Junlong
    Wei, Tongquan
    Chen, Mingsong
    Hu, Shiyan
    Li, Keqin
    JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 97 : 397 - 415
12345