Simulated Annealing Based Thermal-aware Floorplanning

被引：0

作者：

Qi, Lixia ^{[1
]}

Xia, Yinshui ^{[1
]}

Wang, Lunyao ^{[1
]}

机构：

[1] Ningbo Univ, Inst Circuits & Syst, Ningbo 315211, Zhejiang, Peoples R China

来源：

2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC) | 2011年

关键词：

thermal aware; SoC; power density; floorplanning; Simulated Annealing;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

As technology advances, and the number of IP core in chips increases, power density in SoCs caused local temperature rose rapidly, which affects the stability of chips. Aiming at SoC thermal problem, combining to compact temperature model and application of effective cooling strategies, we propose a simulated annealing based thermal-aware floorplanning for SoC design. The proposed method is applied to MCNC benchmark circuits, the results show that the temperature for MCNC hp can be reduced up to 23 degrees C.

引用

页码：463 / 466

页数：4

共 50 条

[1] Simulated Annealing Based Temperature Aware Floorplanning
Han, Yongkui
Koren, Israel
JOURNAL OF LOW POWER ELECTRONICS, 2007, 3 (02) : 141 - 155
[2] FAST ALGORITHMS FOR THERMAL-AWARE FLOORPLANNING
Wang, Lin
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (07)
[3] Enabling Power Density and Thermal-Aware Floorplanning
Ardestani, Ehsan K.
Ziabari, Amirkoushyar
Shakouri, Ali
Renau, Jose
2012 28TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2012, : 302 - 307
[4] Thermal-aware floorplanning using genetic algorithms
Hung, WL
Xie, Y
Vijaykrishnan, N
Addo-Quaye, C
Theocharides, T
Irwin, MJ
6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 634 - 639
[5] Thermal-Aware Floorplanning for NoC-Sprinting
Zhu, Hui
Hao, Cong
Yoshimura, Takeshi
2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, : 41 - 44
[6] Thermal-Aware Floorplanning for 3D MPSoCs
Ayala, Jose L.
IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
[7] Thermal-aware floorplanning considering empty space effect based on genetic algorithms
Liu Yongpan
Yang Huazhong
Luo Rong
Wang Hui
CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (03): : 429 - 434
[8] Thermal-Aware Floorplanning for Partially-Reconfigurable FPGA-based Systems
Pagano, Davide
Vuka, Mikel
Rabozzi, Marco
Cattaneo, Riccardo
Sciuto, Donatella
Santambrogio, Marco D.
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 920 - 923
[9] Thermal-aware Floorplanning and Layout Generation of MOSFET Power Stages
Guilherme, David
Pereira, Joao
Horta, Nuno
Guilherme, Jorge
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2269 - 2272
[10] Thermal-aware incremental floorplanning for 3D ICs
Li, Xin
Ma, Yuchun
Hong, Xianlong
Dong, Sheqin
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095

← 1 2 3 4 5 →