Verification and Validation Methods for a Trust-by-Design Framework for the IoT

被引:1
|
作者
Ferraris, Davide [1 ]
Fernandez-Gago, Carmen [1 ]
Lopez, Javier [1 ]
机构
[1] Univ Malaga, Network Informat & Comp Secur Lab, Malaga 29071, Spain
关键词
Trust; SysML; UML; Internet of Things (IoT); System Development Life Cycle (SDLC); INTERNET;
D O I
10.1007/978-3-031-10684-2_11
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The development of an Internet of Things (IoT) entity is a difficult process that can be performed following a System Development Life Cycle (SDLC). Two important phases of a SDLC process are verification and validation (V&V). Moreover, if we want to guarantee that trust is considered through the SDLC we have to implement it since the first phases and verify and validate its implementation during V&V. Verification usually is defined as "the system has been built right", on the other hand validation refers to the fact that "the right system has been built". Concerning trust, following our methodologies we can state that we can verify that "the trusted IoT entity has been built" and validate that "the right trusted IoT entity has been built". In this paper, we propose a methodology to verify and validate requirements related to a trusted IoT entity. Following the methodology, it is possible to check if the requirements elicited in the early phases of the SDLC have been implemented in the developed functionalities. These final phases will be fundamental in order to achieve trust in the developed IoT entity.
引用
收藏
页码:183 / 194
页数:12
相关论文
共 50 条
  • [41] Design verification and validation in product lifecycle
    Maropoulos, P. G.
    Ceglarek, D.
    CIRP ANNALS-MANUFACTURING TECHNOLOGY, 2010, 59 (02) : 740 - 759
  • [42] The mechanics of trust: A framework for research and design
    Riegelsberger, J
    Sasse, MA
    McCarthy, JD
    INTERNATIONAL JOURNAL OF HUMAN-COMPUTER STUDIES, 2005, 62 (03) : 381 - 422
  • [43] VerChor: A Framework for the Design and Verification of Choreographies
    Gudemann, Matthias
    Poizat, Pascal
    Salaun, Gwen
    Ye, Lina
    IEEE TRANSACTIONS ON SERVICES COMPUTING, 2016, 9 (04) : 647 - 660
  • [44] REVERSE ENGINEERING AS A FRAMEWORK FOR DESIGN VERIFICATION
    SHIRAN, Y
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 969 - 972
  • [45] A Verification of Resonant Clock Driver Design for the IoT Era
    Takahashi, Yasuhiro
    Sekine, Toshikazu
    Yokoyama, Michio
    2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 268 - 270
  • [46] Using Formal Methods for Verification and Validation in Railway
    Reichl, Klaus
    Fischer, Tomas
    Tummeltshammer, Peter
    TESTS AND PROOFS, TAP 2016, 2016, 9762 : 3 - 13
  • [47] THE NEED FOR USABLE FORMAL METHODS IN VERIFICATION AND VALIDATION
    Gore, Ross
    Diallo, Saikou
    2013 WINTER SIMULATION CONFERENCE (WSC), 2013, : 1257 - 1268
  • [48] An Efficient Algorithm for Combining Verification and Validation Methods
    Mendoza, Isela
    Souza, Ueverton
    Kalinowski, Marcos
    Interian, Ruben
    Murta, Leonado Gresta Paulino
    THEORY AND PRACTICE OF COMPUTER SCIENCE, SOFSEM 2019, 2019, 11376 : 324 - 340
  • [49] Verification and validation in support for software certification methods
    Vermesan, A
    Martinsen, P
    Sjovaag, J
    Bell, K
    VALIDATION AND VERIFICATION OF KNOWLEDGE BASED SYSTEMS: THEORY, TOOLS AND PRACTICE, 1999, : 277 - 295
  • [50] Validation and verification of measurement methods in clinical chemistry
    Theodorsson, Elvar
    BIOANALYSIS, 2012, 4 (03) : 305 - 320