Implementation on FPGA of a lut-based ATAN(Y/X) operator suitable for synchronization algorithms

被引：7
|
作者：
Gutierrez, Roberto
Valls, Javier
机构：
来源：
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2 | 2007年
关键词：
D O I：
10.1109/FPL.2007.4380692
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
This paper presents an architecture for the computation of the atan(Y/X) operation suitable for broadband communication applications where a throughput of 20 MHz is required. The architecture is based on LUT methods and achieves lower power consumption with respect to an atan(Y/X) operator based on CORDIC algorithm with a lower latency. The proposed architecture can compute the atan(Y/X) with a latency of two clock cycles and its power consumption is 49% lower than a CORDIC with the same latency.
引用
收藏
页码：472 / 475
页数：4
相关论文
共 50 条
  • [21] 4-bit CNN Quantization Method With Compact LUT-Based Multiplier Implementation on FPGA
    Zhao, Bingrui
    Wang, Yaonan
    Zhang, Hui
    Zhang, Jinzhou
    Chen, Yurong
    Yang, Yimin
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2023, 72 : 1 - 10
  • [22] An Ultra-low Overhead LUT-based PUF for FPGA
    Wang, Jiadong
    Cui, Aijiao
    Li, Mengyang
    Qu, Gang
    Li, Huawei
    PROCEEDINGS OF THE 2016 IEEE ASIAN HARDWARE ORIENTED SECURITY AND TRUST SYMPOSIUM (ASIANHOST 2016), 2016,
  • [23] An Improved Design of a Reversible Fault Tolerant LUT-Based FPGA
    Ul Haque, Mubin
    Sworna, Zarrin Tasnim
    Babu, Hafiz Md. Hasan
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 445 - 450
  • [24] Probability-Based DSE of Approximated LUT-Based FPGA Designs
    Echavarria, Jorge
    Keszocze, Oliver
    Teich, Juergen
    PROCEEDINGS OF THE 2022 15TH IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS 2022), 2022,
  • [25] Heuristics for area minimization in LUT-based FPGA technology mapping
    Manohararajah, Valavan
    Brown, Stephen D.
    Vranesic, Zvonko G.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (11) : 2331 - 2340
  • [26] Simulated Annealing applied to LUT-based FPGA Technology Mapping
    Nachtigall, Matheus
    Ferreira, Paulo, Jr.
    Marques, Felipe
    PROCEEDINGS OF A SPECIAL SESSION 2017 SIXTEENTH MEXICAN INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE (MICAI): ADVANCES IN ARTIFICIAL INTELLIGENCE, 2017, : 23 - 29
  • [27] ON NOMINAL DELAY MINIMIZATION IN LUT-BASED FPGA TECHNOLOGY MAPPING
    CONG, J
    DING, YZ
    INTEGRATION-THE VLSI JOURNAL, 1994, 18 (01) : 73 - 94
  • [28] Logic synthesis of low power FSM for LUT-based FPGA
    Kubica, Marcin
    Kajstura, Krzysztof
    Kania, Dariusz
    INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2018 (ICCMSE-2018), 2018, 2040
  • [29] Finding an optimal functional decomposition for LUT-based FPGA synthesis
    Qiao, J
    Ikeda, M
    Asada, K
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 225 - 230
  • [30] An Architecture Independent Packing Method for LUT-based Commercial FPGA
    Yang, Meng
    Lai, Jinmei
    Almaini, A. E. A.
    JOURNAL OF COMPUTERS, 2014, 9 (05) : 1131 - 1137
12345