Reliability risk assessment of organic flip chip pin grid array package under thermal and mechanical loading conditions

被引:0
|
作者
Goh, TJ [1 ]
机构
[1] Intel Prod M Sdn Bhd, Assembly Technol Dev Malaysia, Kulim 09100, Malaysia
关键词
flip chip interconnection; deformation; thermal and mechanical loading conditions;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The silicon die of an organic flip chip assembly is exposed to external mechanical loads during component testing and heat sink attachment These loads can potentially cause package to flexure and may eventually lead to severe damage in the die and package. A comprehensive evaluation has been conducted to determine the maximum loading limit of organic flip chip assembly through design of experiment (DOE) approach. A material testing system has been utilized to simulate various loading conditions (ranging from 15 lb. to 200 lb.) on organic flip-chip test vehicles (FTV) during heat sink attachment. The effects of permanent mechanical loading and thermal cyclic loading on the reliability of FTV structures are also investigated in this study. Three-dimensional finite element models (FEM) of FTV have been employed to aid in understanding the mechanical behavior of silicon die and organic substrate under both loading conditions. Shadow Moire technique has been used to measure the out-of-plane residual deformation of the FTV that underwent simulated loading conditions. These components were then visually inspected and tested functionally. Results were summarized and used as indicator of package reliability.
引用
收藏
页码:293 / 301
页数:9
相关论文
共 49 条
  • [1] Thermal and mechanical loading effects on the reliability of organic flip chip package
    Goh, TJ
    JOURNAL OF ELECTRONIC PACKAGING, 2001, 123 (01) : 83 - 87
  • [2] Solder joint reliability of flip chip and plastic ball grid array assemblies under thermal, mechanical, and vibrational conditions
    Lau, JH
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (04): : 728 - 735
  • [3] Reliability of flip chip package with underfills under thermal shock
    Noh, Bo-In
    Jung, Seung-Boo
    ADVANCED NONDESTRUCTIVE EVALUATION I, PTS 1 AND 2, PROCEEDINGS, 2006, 321-323 : 1719 - 1722
  • [4] Reliability analysis in flip chip package under thermal cycling
    Yeh, MK
    Tsai, CY
    ADVANCES IN FRACTURE AND FAILURE PREVENTION, PTS 1 AND 2, 2004, 261-263 : 489 - 494
  • [5] Thermomechanical reliability assessment of large organic flip-chip ball grid array packages
    Sylvester, MF
    Banks, DR
    Kern, RL
    Pofahl, RG
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 851 - 860
  • [6] Thermal analysis of a flip chip ceramic ball grid array (CBGA) package
    Kandasamy, Ravi
    Mujumdar, A. S.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 261 - 273
  • [7] Numerical simulation of multi-chip Ball Grid Array package under thermal loading
    Mao, Jia
    Jiang, Zhen-Yu
    Chen, Guang-Nan
    Zhang, Wei-Hua
    Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2010, 32 (05): : 23 - 28
  • [8] Reliability evaluations of flip chip package under thermal shock test
    Kim, DG
    Kim, JW
    Jung, SB
    MICROELECTRONIC ENGINEERING, 2005, 82 (3-4) : 575 - 580
  • [9] Mechanical behavior of flip chip packages under thermal loading
    Chen, SL
    Tsai, CZ
    Kao, N
    Wu, E
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1677 - 1682
  • [10] Mechanical reliability of Cu cored solder ball in flip chip package under thermal shock test
    Jeong, Haksan
    Min, Kyung Deuk
    Lee, Choong-Jae
    Kim, Jae-Ha
    Jung, Seung-Boo
    MICROELECTRONICS RELIABILITY, 2020, 112