Reliability risk assessment of organic flip chip pin grid array package under thermal and mechanical loading conditions

被引:0
|
作者
Goh, TJ [1 ]
机构
[1] Intel Prod M Sdn Bhd, Assembly Technol Dev Malaysia, Kulim 09100, Malaysia
关键词
flip chip interconnection; deformation; thermal and mechanical loading conditions;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The silicon die of an organic flip chip assembly is exposed to external mechanical loads during component testing and heat sink attachment These loads can potentially cause package to flexure and may eventually lead to severe damage in the die and package. A comprehensive evaluation has been conducted to determine the maximum loading limit of organic flip chip assembly through design of experiment (DOE) approach. A material testing system has been utilized to simulate various loading conditions (ranging from 15 lb. to 200 lb.) on organic flip-chip test vehicles (FTV) during heat sink attachment. The effects of permanent mechanical loading and thermal cyclic loading on the reliability of FTV structures are also investigated in this study. Three-dimensional finite element models (FEM) of FTV have been employed to aid in understanding the mechanical behavior of silicon die and organic substrate under both loading conditions. Shadow Moire technique has been used to measure the out-of-plane residual deformation of the FTV that underwent simulated loading conditions. These components were then visually inspected and tested functionally. Results were summarized and used as indicator of package reliability.
引用
收藏
页码:293 / 301
页数:9
相关论文
共 49 条
  • [31] Flip-chip ball grid array lead-free solder joint under reliability test
    Jen, MHR
    Liu, LC
    Wu, JD
    JOURNAL OF ELECTRONIC PACKAGING, 2005, 127 (04) : 446 - 451
  • [32] Reliability evaluation of underfill encapsulated Pb- free flip chip package under thermal shock test
    Kim, Dae-Gon
    Kim, Jong-Woong
    Ha, Sang-Su
    Koo, Ja-Myeong
    Noh, Bo-In
    Jung, Seung-Boo
    ECO-MATERIALS PROCESSING AND DESIGN VIII, 2007, 544-545 : 621 - +
  • [33] System-Level Flip-Chip Ball Grid Array Solder Joint Reliability Assessment Under Different Methodologies and Correlation with Accelerated Thermal Cycling Experimental Data
    Tinca, Julia-Eliza
    Rai, Prabhath
    Faller, David
    2020 IEEE 8TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2020,
  • [34] Improving the component level reliability of a flip-chip Ball-Grid-Array (FCBGA) package using numerical modeling method
    Qi, Quan
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 586 - 590
  • [35] Analysis of warpage of a flip-chip BGA package under thermal loading: Finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    van der Plas, G.
    Beyer, G.
    Beyne, E.
    MICROELECTRONIC ENGINEERING, 2023, 271
  • [36] Reliability assessment of a high performance flip-chip BGA package (organic substrate based) using finite element analysis
    Chong, DYR
    Kapoor, R
    Sun, AYS
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 207 - 213
  • [37] Board Level Solder Joint Reliability Model for Flip-Chip Ball Grid Array Packages under Compressive Loads
    Chiu, Tz-Cheng
    Lin, Jyun-Ji
    Gupta, Vikas
    Edwards, Darvin
    Ahmad, Mudasir
    2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 646 - 651
  • [38] Quantitative reliability analysis of flip-chip packages under thermal-cyclic loading and in consideration of parameter uncertainties
    Hsu, Yao
    Su, Chih-Yen
    Wu, Wen-Fang
    MICROELECTRONICS RELIABILITY, 2011, 51 (12) : 2284 - 2289
  • [39] LC-based WiFi and WiMAX baluns embedded in a multilayer organic flip-chip ball grid array (FCBGA) package substrate
    Davies-Venn, Emile
    Kamgaing, Telesphor
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 169 - +
  • [40] Reliability Analysis of Ultra-Low-k Large-Die Package & Wire Bond Chip Package on Varying Structural Parameter Under Thermal Loading
    Rahangdale, Unique
    Rajmane, Pavan
    Misrak, Abel
    Agonafer, Dereje
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2017, 2017,