Modeling the sensitivity of CMOS circuits to radiation induced single event transients

被引:25
|
作者
Wirth, Gilson I. [1 ,2 ]
Vieira, Michele G. [2 ]
Neto, Egas H. [2 ]
Kastensmidt, Fernanda Lima [1 ]
机构
[1] Univ Fed Rio Grande do Sul, Dept Engn Eletr, BR-90035190 Porto Alegre, RS, Brazil
[2] UERGS, BR-92500000 Guaiba, RS, Brazil
关键词
D O I
10.1016/j.microrel.2007.01.085
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An accurate and computer efficient analytical model for the evaluation of integrated circuit sensitivity to radiation induced single event transients is presented. The key idea of the work is to exploit a model that allows the rapid determination of the sensitivity of any MOS circuit to single event transients (SETs), without the need to run circuit level simulations. To accomplish this task, both single event transient generation and its propagation through circuit logic stages are characterized and modeled. The model predicts whether or not a particle hit generates a transient pulse which may propagate to the next logic gate or memory element. The electrical masking (attenuation) of the transient pulse as it propagates through each stage of logic until it reaches a memory element is also modeled. Model derivation is in strong relation with circuit electrical behavior, being consistent with technology scaling. The model is suitable for integration into CAD-Tools, intending to make automated evaluation of circuit sensitivity to SEU possible. (c) 2007 Elsevier Ltd. All rights reserved.
引用
收藏
页码:29 / 36
页数:8
相关论文
共 50 条
  • [21] SINGLE EVENT TRANSIENTS' INVESTIGATION IN MODERN FPGA CIRCUITS
    Sorokoumov, G. S.
    Bobrovskiy, D. V.
    Chumakov, A. I.
    RAD 2015: THE THIRD INTERNATIONAL CONFERENCE ON RADIATION AND APPLICATIONS IN VARIOUS FIELDS OF RESEARCH, 2015, : 423 - 426
  • [22] Modeling from Local to Subsystem Level Effects in Analog and Digital Circuits due Space Induced Single Event Transients
    Perez, Reinaldo J.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 312 - 317
  • [23] The study of the sensitivity of CMOS integrated circuits to single event latchup using pulsed bremsstrahlung
    Zinchenko, V. F.
    Lavrentjev, K. V.
    Ozerov, A. I.
    Semenets, B. N.
    Chlenov, A. M.
    2016 16TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2016,
  • [24] Single Event Transients in Logic Circuits-Load and Propagation Induced Pulse Broadening
    Wirth, Gilson
    Kastensmidt, Fernanda L.
    Ribeiro, Ivandro
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2008, 55 (06) : 2928 - 2935
  • [25] Impacts of Proton Radiation on Heavy-Ion-Induced Single-Event Transients in 65-nm CMOS Technology
    Wu, Zhenyu
    Chen, Shuming
    Chen, Jianjun
    Huang, Pengcheng
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2019, 66 (01) : 177 - 183
  • [26] Single event transients mitigation techniques for CMOS integrated VCOs
    Gonzalez Ramirez, David
    Lalchand Khemchandani, Sunil
    del Pino, Javier
    Mayor-Duarte, Daniel
    San Miguel-Montesdeoca, Mario
    Mateos-Angulo, Sergio
    MICROELECTRONICS JOURNAL, 2018, 73 : 37 - 42
  • [27] Single Event Transients in 28-nm CMOS Decoders
    Stenin, Vladimir Ya.
    Levin, Konstantin E.
    2016 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2016,
  • [28] Single-event transients in bipolar linear integrated circuits
    Buchner, Stephen
    McMorrow, Dale
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3079 - 3102
  • [29] A new approach to the analysis of single event transients in VLSI circuits
    Reorda, MS
    Violante, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (05): : 511 - 521
  • [30] An efficient design of single event transients tolerance for logic circuits
    Mo, Yantu
    Yue, Suge
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 125 - 128