Management of power and performance with stress memorization technique for 45nm CMOS

被引：13

作者：

Eiho, A. ^{[1
]}

Sanuki, T. ^{[1
]}

Morifuji, E. ^{[1
]}

Iwamoto, T. ^{[2
]}

Sudo, G. ^{[1
]}

Fukasaku, K. ^{[3
]}

Ota, K. ^{[3
]}

Sawada, T. ^{[1
]}

Fuji, O. ^{[1
]}

Nii, H. ^{[1
]}

Togo, M. ^{[2
]}

Ohno, K. ^{[3
]}

Yoshida, K. ^{[1
]}

Tsuda, H. ^{[2
]}

Ito, T. ^{[1
]}

Shiozaki, Y. ^{[1
]}

Fuji, N. ^{[1
]}

Yamazaki, H. ^{[1
]}

Nakazawa, M. ^{[3
]}

Iwasa, S. ^{[1
]}

Muramatsu, S. ^{[2
]}

Nagaoka, K. ^{[3
]}

Iwai, M. ^{[1
]}

Ikeda, M. ^{[2
]}

Saito, M. ^{[3
]}

Naruse, H. ^{[1
]}

Enomoto, Y. ^{[3
]}

Kitano ^{[2
]}

Yamada, S. ^{[1
]}

Imai, K. ^{[2
]}

Nagashima, N. ^{[3
]}

Kuwata, T. ^{[2
]}

Matsuoka, F. ^{[1
]}

机构：

[1] Toshiba Co Ltd, Adv CMOS Technol Grp, Adv Log Technol Dept, Syst LSI Div,Isogo Ku, 8 Shinsugita Cho, Yokohama, Kanagawa 2102582, Japan

[2] NEC Elect Corp, Isogo Ku, Yokohama, Kanagawa 2102582, Japan

[3] Sony Corp, Isogo Ku, Yokohama, Kanagawa 2102582, Japan

来源：

2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2007年

关键词：

D O I：

10.1109/VLSIT.2007.4339699

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The effect of stress memorization technique (SMT) in performance and power reduction is maximized by choosing the appropriate stressor with large stress change by spike RTA. 30% mobility enhancement and 60% reduction of gate leakage have been achieved simultaneously. Stress distribution in channel region for SMT is confirmed to be uniform, hence layout dependency is minimized and performance is maximized in aggressively scaled CMOS with dense gate pitch rule(190nm) in 45nm technology node.

引用

页码：218 / +

页数：2

共 50 条

[41] Physics and process drive etch performance at 45nm
Cheung, R
Hoffman, D
SOLID STATE TECHNOLOGY, 2005, 48 (03) : 27 - +
[42] Investigation of ESD Performance of Silicide-Blocked Stacked NMOSFETs in a 45nm Bulk CMOS Technology
Chatty, K.
Alvarez, D.
Abou-Khalil, M. J.
Russ, C.
Li, J.
Gauthier, R.
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 2008, 2008, : 304 - +
[43] Impact of advanced process modules and device architectures on the matching performance of (sub-)45nm CMOS
Gustin, C.
Mercha, A.
Loo, J.
Parvais, B.
Subramanian, V.
Dehan, M.
Veloso, A.
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 168 - +
[44] Technology scaling and device design for 350 GHz RE performance in a 45nm bulk CMOS process
Li, Hongmei
Jagannathan, Basanth
Wang, Jing
Sul, Tai-Chi
Sweeney, Susan
Pekarik, John J.
Shi, Yon
Greenberg, David
Jin, Zhenrong
Groves, Robert
Wagner, Lawrence
Csutak, Sebastian
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 56 - +
[45] Ka Band FEM Design Comparison with 45nm RFSOI CMOS and High Performance SiGe BiCMOS
Li, Chaojiang
Kumar, Arvind
Tian, Xiaowei
Cahoon, Ned
Boenke, Myra
Wang, Dawn
Joseph, Alvin
Wang, Hua
Rebeiz, Gabriel
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 239 - 242
[46] High-performance 45nm node CMOS transistors featuring Flash Lamp Annealing (FLA)
Sanuki, T.
Iwamoto, T.
Ota, K.
Komoda, T.
Yamazaki, H.
Eiho, A.
Miyagi, K.
Nakayama, K.
Fuji, O.
Togo, M.
Ohno, K.
Yoshimura, H.
Yoshida, K.
Ito, T.
Mineji, A.
Yoshino, K.
Itani, T.
Matsuo, K.
Sato, T.
Mori, S.
Nakazawa, K.
Nakazawa, M.
Shinyama, T.
Suguro, K.
Mizushima, I.
Iwasa, S.
Muramatsu, S.
Nagaoka, K.
Ikeda, M.
Saito, M.
Naruse, H.
Enomoto, Y.
Kitano, T.
Iwai, M.
Imai, K.
Nagashima, N.
Kuwata, T.
Matsuoka, F.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 281 - +
[47] 45nm CMOS platform technology (CMOS6) with high density embedded memories
Iwai, M
Oishi, A
Sanuki, T
Takegawa, Y
Komoda, T
Morimasa, Y
Ishimaru, K
Takayanagi, M
Eguchi, K
Matsushita, D
Muraoka, K
Sunouchi, K
Noguchi, T
2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 12 - 13
[48] Variations in timing and leakage power of 45nm library cells due to lithography and stress effects
Sadra, Kayvan
Terry, Mark
Rajagopal, Arjun
Soper, Robert A.
Kolarik, Donald
Aton, Tom
Hornung, Brian
Khamankar, Rajesh
Hurat, Philippe
Kasthuri, Bala
Ran, Yajun
Verghese, Nishath
DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION III, 2009, 7275
[49] A Review on Leakage Power Reduction Techniques at 45nm Technology
Kumar, N. Praveen
Charles, B. Stephen
Sumalatha, V.
MATERIALS TODAY-PROCEEDINGS, 2015, 2 (09) : 4569 - 4574
[50] A Fully-integrated Ka-band Stacked Power Amplifier in 45nm CMOS SOI Technology
Chen, Jing-Hwa
Helmi, Sultan R.
Mohammadi, Saeed
2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 75 - 77

← 1 2 3 4 5 →