Enhanced Reduced Code Linearity Test Technique for Multi-bit/Stage Pipeline ADCs

被引：0
|
作者：
Laraba, Asma [1 ]
Stratigopoulos, Haralampos-G [1 ]
Mir, Salvador [1 ]
Naudet, Herve [2 ]
Forel, Christophe [2 ]
机构：
[1] CNRS Grenoble INP UJF, TIMA Lab, 46 Av Felix Viallet, F-38031 Grenoble, France
[2] STMicroelect, F-38000 Grenoble, France
来源：
2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS) | 2012年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The reduced code linearity test technique for pipeline ADCs consists in measuring some judiciously selected codes which contain the information about the linearity of the converter as opposed to the standard histogram technique that considers indiscriminately all codes. This technique dramatically reduces the static test time for pipeline ADCs. In this paper, we identify some limitations in the existing version of the technique and we provide solutions to enhance its accuracy. The enhanced technique is applied to a 12-bit 2.5-bit/stage pipeline ADC.
引用
收藏
页数：6
相关论文
共 50 条
  • [31] ACHIEVEING REDUCED AREA BY MULTI-BIT FLIP FLOP DESIGN
    Prakash, G.
    Sathishkumar, K.
    Sakthibharathi, B.
    Saravanan, S.
    Vijaysai, R.
    2013 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS, 2013,
  • [32] Background calibration of bit weights in pipeline ADCs using a counteracting dither technique
    Sun, Jie
    Zhou, Yuan
    Li, Xin
    ELECTRONICS LETTERS, 2020, 56 (10) : 478 - +
  • [33] A switch-reduced data weight averaging technique for multi-bit Sigma-Delta modulator
    Feng, Qingyang
    Yang, Runfei
    Dong, Li
    Tang, Hualian
    Zhang, Yimeng
    IEICE ELECTRONICS EXPRESS, 2025, 22 (04):
  • [34] Tolerating Noise in MLC PCM with Multi-Bit Error Correction Code
    Li, Bing
    Shan, ShuChang
    Hu, Yu
    Li, Xiaowei
    2013 IEEE 19TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC 2013), 2013, : 226 - 231
  • [35] Significantly Improved Multi-bit Differentials for Reduced Round Salsa and ChaCha
    Choudhuri, Arka Rai
    Maitra, Subhamoy
    IACR TRANSACTIONS ON SYMMETRIC CRYPTOLOGY, 2016, 2016 (02) : 261 - 287
  • [36] A Reduced Code Linearity Test Method for Pipelined A/D Converters
    Lin, Jin-Fu
    Kung, Te-Chieh
    Chang, Soon-Jyh
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 111 - 116
  • [37] Enhancing Linearity and Efficiency in Multi-Bit MAC Computation for Convolution in DNNs Using SRAM Array
    Pathloth, Vinod
    Soundrapandiyan, Kavitha
    Reniwal, B. S.
    2023 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIMEASIA 2023, 2024, : 26 - 28
  • [38] AND8T SRAM Macro with Improved Linearity for Multi-bit In-Memory Computing
    Sharma, Vishal
    Kim, Ju Eon
    Jo, Yong-Jun
    Chen, Yuzong
    Kim, Tony Tae-Hyoung
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [39] Experimental verification of a correlation-based correction algorithm for multi-bit delta-sigma ADCs
    Wang, XS
    Guo, YH
    Moon, UK
    Temes, GC
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 523 - 526
  • [40] Low Cost Chip less Tag with Multi-bit Encoding Technique
    Nijas, C. M.
    Suseela, Sreekala
    Deepak, U.
    Wahid, Parveen
    Mohanan, P.
    2013 IEEE MTT-S INTERNATIONAL MICROWAVE AND RF CONFERENCE, 2013,
12345